74VHC74 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

74VHC74

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

STMicroelectronics 

74VHC74

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

s HIGH SPEED:

fMAX = 170 MHz (TYP.) at VCC = 5V

s LOW POWER DISSIPATION:

ICC = 2 µA (MAX.) at TA=25°C

s HIGH NOISE IMMUNITY:

VNIH = VNIL = 28% VCC (MIN.)

s POWER DOWN PROTECTION ON INPUTS

s SYMMETRICAL OUTPUT IMPEDANCE:

|IOH| = IOL = 8 mA (MIN)

s BALANCED PROPAGATION DELAYS:

tPLH ≅ tPHL

s OPERATING VOLTAGE RANGE:

VCC(OPR) = 2V to 5.5V

s PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 74

s IMPROVED LATCH-UP IMMUNITY

DESCRIPTION

The 74VHC74 is an advanced high-speed CMOS

DUAL D-TYPE FLIP FLOP WITH PRESET AND

CLEAR fabricated with sub-micron silicon gate

and double-layer metal wiring C2MOS technology.

A signal on the D INPUT is transferred to the Q

OUTPUTS during the positive going transition of

the clock pulse.

SOP

TSSOP

ORDER CODES

PACKAGE

SOP

TSSOP

TUBE

74VHC74M

T&R

74VHC74MTR

74VHC74TTR

CLR and PR are independent of the clock and

accomplished by a low setting on the appropriate

input.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface 5V to 3V.

All inputs and outputs are equipped with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

June 2001

1/11

Share Link: