DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT88SC102 查看數據表(PDF) - Unspecified

零件编号
产品描述 (功能)
生产厂家
AT88SC102 Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
6.1 Internal Flags
Table 6-2. Definition of AT88SC102 Internal Flags
Zone
Definition
Operation
The SV flag is set by correctly matching the 16-bit
security code bit-by-bit from address 80 through 95
as CLK increments the address counter. The security
code matching operation must be followed
immediately by a validation operation within the
Security Code Attempts Counter (SCAC). This
validation operation requires the user to find a bit in
the first eight bits of the SCAC (addresses 96–103)
that is a logic “1”. A write operation is performed,
SV
Security Validation Flag
followed by an erase. The AT88SC102 will validate
that the comparison was correct by outputting a logic
“1”, and SV will be set. After the erase, all 16 bits in
the SCAC will also be erased. The SV flag remains
set until power to the card is turned off. If the
comparison was in error, or part of the validation was
not performed correctly, the AT88SC102 will output a
logic “0”, showing that the SV flag has not been set.
After eight consecutive incorrect security code
presentations, the card is permanently locked.
If Bit 176 has been programmed to a logic “1”, this
P1
Application Zone 1 Write
Flag
flag is set after Bit 176 has been addressed. The flag
remains set until power to the device is turned off,
even if this bit is written to “0” by a subsequent
operation.
If Bit 177 has been programmed to a logic “1”, this
R1
Application Zone 1 Read
Flag
flag is set after Bit 177 has been addressed. The flag
remains set until power to the device is turned off,
even if this bit is written to “0” by a subsequent
operation.
If Bit 736 has been programmed to a logic “1”, this
P2
Application Zone 2 Write
Flag
flag is set after Bit 736 has been addressed. The flag
remains set until power to the device is turned off,
even if this bit is written to “0” by a subsequent
operation.
If Bit 737 has been programmed to a logic “1”, this
R2
Application Zone 2 Read
Flag
flag is set after Bit 737 has been addressed. The flag
remains set until power to the device is turned off,
even if this bit is written to “0” by a subsequent
operation.
Function
This flag is the master protection
for the memory zones. See
Tables 1 and 2.
P1 and SV must both be set in
order to enable a write command
in the application zone (Security
Mode 2).
R1 or SV must be set in order to
enable Application Zone 1 to be
read.
P2 and SV must both be set in
order to enable a write command
in Application Zone 2 (Security
Mode 2).
R2 or SV must be set in order to
enable Application Zone 2 to be
read.
8 AT88SC102
1419C–SMEM–6/08

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]