DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74LV259D(2016) 查看數據表(PDF) - NXP Semiconductors.

零件编号
产品描述 (功能)
生产厂家
74LV259D
(Rev.:2016)
NXP
NXP Semiconductors. NXP
74LV259D Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
74LV259
8-bit addressable latch
Rev. 4 — 9 March 2016
Product data sheet
1. General description
The 74LV259 is a low-voltage Si-gate CMOS device that is pin and function compatible
with 74HC259 and 74HCT259. The 74LV259 is a high-speed 8-bit addressable latch
designed for general purpose storage applications in digital systems. The 74LV259 is
multifunctional device capable of storing single-line data in eight addressable latches, and
also 3-to-8 decoder and demultiplexer, with active HIGH outputs (Q0 to Q7), functions are
available. The 74LV259 also incorporates an active LOW common reset (MR) for resetting
all latches, as well as, an active LOW enable input (LE).
The 74LV259 has four modes of operation as shown in the mode select table. In the
addressable latch mode, data on the data line (D) is written into the addressed latch. The
addressed latch will follow the data input with all non-addressed latches remaining in their
previous states. In the memory mode, all latches remain in their previous states and are
unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode,
the addressed output follows the state of the (D) input with all other outputs in the LOW
state. In the reset mode all outputs are LOW and unaffected by the address (A0 to A2)
and data (D) input. When operating the 74LV259 as an address latch, changing more than
one bit of address could impose a transient-wrong address. Therefore, this should only be
done while in the memory mode.
2. Features and benefits
Optimized for low voltage applications: 1.0 V to 3.6 V
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 C
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and
Tamb = 25 C
Combines demultiplexer and 8-bit latch
Serial-to-parallel capability
Output from each storage bit available
Random (addressable) data entry
Easily expandable
Common reset input
Useful as a 3-to-8 active HIGH decoder
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]