DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A83516 查看數據表(PDF) - AMIC Technology

零件编号
产品描述 (功能)
生产厂家
A83516
AMICC
AMIC Technology AMICC
A83516 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
A83516 Series
Pin Description
Pin No.
P-DIP
1-8
PLCC
2-9
Symbol
P1.0 - P1.7
9
10
RST
10 - 17
11,
13 - 19
P3.0 - P3.7
18
20
XTAL2
19
21
XTAL1
20
21 - 28
22
24 - 31
GND
P2.0 - P2.7
29
32
PSEN
30
33
ALE
31
32 - 39
35
EA
36 - 43 P0.7 - P0.0
40
44
VCC
Type
I/O
I/O
I
I
I/O
I
O
I
I
I
I
O
O
O
I
I
I/O
O
O
I
I/O
I
Description
Port1. Port1 is a bidirectional I/O port with internal pull-ups. Pin
P1.0 and P1.1 also provide alternate functions as follows:
P1.0 T2
Timer/Counter2 external input/clock out
P1.1 T2EX Timer/Counter2 capture/reload input
Reset input, active high. It must be kept high for at least two
machine cycles to be recognized by the processor
Port3. Port3 is a bidirectional I/O port with internal pull-ups. Port3
pins also serve alternate functions as follows:
P3.0 RXD Serial receive port
P3.1 TXD Serial transmit port
P3.2 INT0 External interrupt 0
P3.3 INT1 External interrupt 1
P3.4 T0
Timer/Counter 0 input
P3.5 T1
Timer/Counter 1 input
P3.6 WR
External data memory write strobe
P3.7 RD
External data memory read strobe
Crystal2. This is the output of crystal oscillator. It is the inversion
of XTAL1
Crystal1. This is the input of crystal oscillator. It can be driven by
an external clock
Ground
Port2. Port2 is a bidirectional I/O port with internal pull-ups. Port2
is also the multiplexed upper-order address bus during accesses
to external data memory
Program Store Enable : active low. The read strobe to external
program memory. PSEN is activated in each machine cycle
when fetching external program memory
Address Latch Enable : active high. ALE is used to enable the
address latch that separates the data on Port 0
External Access Enable : active low. It is held low to enable the
device to fetch code from external program memory
Port0. Port0 is an open drain, bidirectional I/O port. Port0 is also
the multiplexed low-order address bus during accesses to external
data memory
Power supply
PRELIMINARY (November, 1998, Version 0.0)
3
AMIC Technology, Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]