ADP3152 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

ADP3152

5-Bit Programmable Synchronous Switching Regulator Controller for Pentium® II Processor

Analog Devices 

ADP3152

expensive microprocessor from destruction. The crowbar func-

tion releases at approximately 50% of the nominal output volt-

age. For example, if the output is programmed to 2.0 V, but is

pulled up to 2.3 V or above, the crowbar will turn on the lower

MOSFET. If in this case the output is pulled down to less than

1.0 V, the crowbar will release, allowing the output voltage to

recover to 2.0 V.

Shutdown

The ADP3152 has a shutdown pin which is pulled logic low by

an internal resistor. In this condition the device functions nor-

mally. This pin should be pulled high externally to disable the

output drives.

Calculation of Component Values

The design parameters for a typical 300 MHz Pentium II appli-

cation (Figure 2) are as follows:

Input voltage: VIN = 5 V

Auxiliary input: VCC = 12 V

Output voltage: VO = 2.8 V

Maximum output current:

IOMAX = 14.2 Adc

Minimum output current:

IOMIN = 0.8 Adc

Static tolerance of the supply voltage for the processor core:

∆VOST+ = 100 mV

∆VOST– = –60 mV

Transient tolerance (for less than 2 µs) of the supply voltage for

the processor core when the load changes between the minimum

and maximum values with a di/dt of 30 A/µs:

∆VOTR+ = 130 mV

∆VOTR– = –130 mV

Input current di/dt when the load changes between the mini-

mum and maximum values: less than 0.1 A/µs

The above requirements correspond to Intel’s published power

supply requirements based on VRM 8.2 guidelines.

CT Selection for Operating Frequency

The ADP3152 uses a constant-off-time architecture with tOFF

determined by an external timing capacitor CT. Each time the

high side N-channel MOSFET switch turns on, the voltage

across CT is reset to approximately 3.3 V. During the off time,

CT is discharged by a constant current of 65 µA to 2.3 V, that is

by 1 V. The value of the off time is calculated from the pre-

ferred continuous-mode operating frequency. Assuming a nomi-

nal operating frequency of fNOM = 200 kHz at an output voltage

of VO = 2.8 V, the corresponding off time is:

tOFF

=



1

–

VO

V IN





1

f NOM

= 2.2 µs

The timing capacitor can be calculated from the equation:

CT

= tOFF

× 65 µA = 143

1V

pF

The converter operates at the nominal operating frequency only

at the above specified VO and at light load. At higher VO, and

heavy load, the operating frequency decreases due to the para-

sitic voltage drops across the power devices. The actual mini-

mum frequency at VO = 2.8 V is calculated to be 160 kHz (see

Equation 1 below). Where

IIN

RIN

RDS(ON)HSF

RDS(ON)LSF

RSENSE

RL

is the input dc current (assuming an efficiency

of 90%, IIN = 9 A)

is the resistance of the input filter (estimated

value: 7 mΩ)

is the resistance of the high side MOSFET

(estimated value: 10 mΩ)

is the resistance of the low side MOSFET

(estimated value: 10 mΩ)

is the resistance of the sense resistor

(estimated value: 7 mΩ)

is the resistance of the inductor (estimated

value: 6 mΩ)

CO Selection—Determining the ESR

The selection of the output capacitor is driven by the required

ESR and capacitance CO. The ESR must be small enough that

both the resistive voltage deviation due to a step change in the

load current and the output ripple voltage stay below the values

defined in the specification of the supplied microprocessor. The

capacitance, CO, must be large enough that the output is held

up while the inductor current ramps up or down to the value

corresponding to the new load current.

The total static tolerance of the Pentium II processor is 160 mV.

Taking into account the ±1% setpoint accuracy of the ADP3152,

and assuming a 0.5% (or 14 mV) peak-to-peak ripple, the al-

lowed static voltage deviation of the output voltage when the

load changes between the minimum and maximum values is

0.08 V. Assuming a step change of ∆I = IOMAX–IOMIN = 13.4 A,

and allocating all of the total allowed static deviation to the

contribution of the ESR sets the following limit:

RE(MAX ) = ESRMAX1 = 0.08 = 5.9 mΩ

13. 4

f MIN

=1

tOFF

×

V IN – IIN RIN – IOMAX (RDS(ON )HSF + RSENSE + RL ) –VO

= 160

V IN – IIN RIN – IOMAX (RDS(ON )HSF + RSENSE + RL – RDS(ON )LSF )

kHz

(1)

REV. 0

–7–

Share Link: