DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PALCE22V10-25PC 查看數據表(PDF) - Cypress Semiconductor

零件编号
产品描述 (功能)
生产厂家
PALCE22V10-25PC
Cypress
Cypress Semiconductor Cypress
PALCE22V10-25PC Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
USE ULTRA37000TM FOR
ALL NEW DESIGNS
PALCE22V10
AC Test Loads and Waveforms
R1238
(319MIL)
5V
OUTPUT
CL
INCLUDING
JIG AND
SCOPE
(a)
R2170
(236MIL)
5V
OUTPUT
INCLUDING
JIG AND
SCOPE
R1238
(319MIL)
OUTPUT
R2170
5 pF
(236MIL)
(b)
3.0V
GND
< 2 ns
ALL INPUT PULSES
90%
10%
90%
10%
< 2 ns
750
CL
(1.2K
MIL)
(c)
(d)
Equivalent to:THÉVENIN Equivalent (Commercial)
99
OUTPUT
2.08V = VTHC
Equivalent to: THÉVENIN Equivalent (Military)
OUTPUT
136
2.13V = VTHM
Load Speed
5, 7.5, 10, 15, 25 ns
CL
50 pF
Package
PDIP, CDIP,
PLCC, LCC
Parameter VX
tER (- ) 1.5V
tER (+)
2.6V
tEA (+)
0V
tEA (- )
V thc
Output Waveform Measurement Level
VOH 0.5V
VX
VOL
0.5V
VX
VX
1.5V
VOH
VX 0.5V
VOL
(e) Test Waveforms
Commercial Switching Characteristics PALCE22V10 [2, 7]
22V10-5
22V10-7 22V10-10 22V10-15 22V10-25
Parameter
Description
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit
tPD
Input to Output
Propagation Delay[8]
3
5
3 7.5 3 10 3 15 3 25 ns
tEA
Input to Output Enable Delay[9]
6
8
10
15
25 ns
tER
Input to Output Disable Delay[10]
6
8
10
15
25 ns
tCO
Clock to Output Delay[8]
2
4
2
5
2
7
2
8
2 15 ns
Notes:
7. Part (a) of AC Test Loads and Waveforms is used for all parameters except tER and tEA(+). Part (b) of AC Test Loads and Waveforms is used for tER. Part (c) of AC Test
Loads and Waveforms is used for tEA(+).
8. Min. times are tested initially and after any design or process changes that may affect these parameters.
9. The test load of (a) of AC Test Loads and Waveforms is used for measuring tEA(-). The test load of (c) of AC Test Loads and Waveforms is used for measuring tEA(+) only.
Please see (e) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.
10. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to
the point at which a previous HIGH level has fallen to 0.5V below VOH min. or a previous LOW level has risen to 0.5V above VOL max. Please see (e) of AC Test Loads
and Waveforms for enable and disable test waveforms and measurement reference levels.
Document #: 38-03027 Rev. *B
Page 5 of 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]