2001.05.08 Ver. 3.0
MITSUBISHI LSIs
M5M5Y416CWG
-70HI, -85HI
Preliminary
Notice: This is not a final specification.
Some parametric limits are subject to change.
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
Write cycle (BC control mode)
A 0~17
BC1 ,BC2
S1
S2
W
DQ1~16
tsu (A)
(Note3)
(Note3)
(Note5)
(Note3)
tCW
tsu (BC1) or
tsu (BC2)
trec (W)
(Note4)
tsu (D) th (D)
DATA IN
STABLE
(Note3)
(Note3)
(Note3)
Note 3: Hatching indicates the state is "don't care".
Note 4: A Write occurs during S1 low, S2 high ov erlaps BC1 and/or BC2 low and W low.
Note 5: When the f alling edge of W is simultaneously or prior to the f alling edge of BC1 and/or BC2 or the f alling
edge of S1 or rising edge of S2, the outputs are maintained in the high impedance state.
Note 6: Don't apply inv erted phase signal externally when DQ pin is in output mode.
MITSUBISHI ELECTRIC
6