M66258FP 查看數據表（PDF） - Renesas Electronics
零件编号
产品描述 (功能)
生产厂家
M66258FP Datasheet PDF : 14 Pages
| |||
M66258FP
Absolute Maximum Ratings
Item
Supply voltage
Input voltage
Output voltage
Power dissipation
Storage temperature
Symbol
VCC
VI
VO
Pd
Tstg
Ratings
−0.5 to +6.0
−0.5 to VCC + 0.5
−0.5 to VCC + 0.5
825
−65 to 150
(Ta = 0 to 70°C, unless otherwise noted)
Unit
Conditions
V
Value based on the GND pin
V
V
mW
Ta = 25°C
°C
Recommended Operating Conditions
Item
Symbol
Min
Typ
Max
Unit
Supply voltage
VCC
4.5
5.0
5.5
V
Supply voltage
GND
0
V
Operating temperature
Topr
0 to 70
°C
Electrical Characteristics
Item
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
High-level input current
Low-level input current
Off-state high-level output current
Off-state low-level output current
Average supply current during
operation
Input capacitance
Off-time output capacitance
Symbol
VIH
VIL
VOH
VOL
IIH
IIL
IOZH
IOZL
ICC
CI
CO
(Ta = 0 to 70°C, VCC = 5 V ± 10%, GND = 0 V, unless otherwise noted)
Min
Typ Max Unit
Test Conditions
2.0
V
0.8
V
VCC − 0.8
V IOH = −4 mA
0.55
V IOL = 4 mA
1.0
µA VI = VCC WE, WRES, WCK,
RE, RRES, RCK,
D0 to D7
−1.0
µA VI = GND WE, WRES, WCK,
RE, RRES, RCK,
D0 to D7
5.0
µA VO = VCC
−5.0
µA VO = GND
150 mA VI = VCC, GND, Output open
tWCK, tRCK = 20 ns
10
pF f = 1 MHz
15
pF f = 1 MHz
Function
When write enable input WE is set to "L", the contents of data inputs D0 to D7 are read in synchronization with a rising
edge of write clock input WCK to perform writing operation. When this is the case, the write address counter is also
incremented simultaneously.
When WE is set to "H", the writing operation is inhibited and the write address counter stops.
When write reset input WRES is set to "L", the write address counter is initialized.
When read enable input RE is set to "L", the contents of memory are output to data outputs Q0 to Q7 in synchronization
with a rising edge of read clock input RCK to perform reading operation. When this is the case, the read address
counter is incremented simultaneously.
When RE is set to "H", the reading operation is inhibited and the read address counter stops. The outputs are placed in
a high impedance state.
When read reset input RRES is set to "L", the read address counter is initialized.
REJ03F0252-0200 Rev.2.00 Sep 14, 2007
Page 3 of 13
Share Link: 