PI6C103L 查看數據表（PDF） - Pericom Semiconductor

零件编号

产品描述 (功能)

生产厂家

PI6C103L

Precision Clock Synthesizer for Mobile PCs

Pericom Semiconductor 

PI6C103

1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899P0011r22e3344c55i66s77i88o9900n1122C1122l33o4455c66k7788S9900y1122n33t44h5566e77s8899i00z11e22r3344f55o6677r8899M001122o11b2233i44l55e6677P88C990011s22

Power Management Timing

Signal

Signal State

Latency

No. of rising edges of free running PCICLK

CPU_STOP#

0 (disabled)

1

1 (enabled)

1

PCI_STOP#

0 (disabled)

1

1 (enabled)

1

PWR_DWN# 1 (normal operation)

3ms

0 (power down)

2 max.

Notes:

1. Clock on/off latency is defined as the number of rising edges of free running PCICLKs

between when the clock disable goes low/high to when the first valid clock comes out of

the device.

2. Power-up latency is from when PWR_DWN# goes inactive (HIGH) to when the first valid

clocks are driven from the device.

CPU_STOP# is an input signal used to turn off the CPU clocks for low power operation. CPU_STOP# is asserted asynchronously

by the external clock control logic with the rising edge of free running PCI clock and is internally synchronized to the external

PCICLK_Foutput. All other clocks continue to run while the CPU clocks are disabled. The CPU clocks are always stopped in a low

state and started guaranteeing that the high pulse width is a full pulse. CPU clock on latency is 2 or 3 CPU clocks and CPU clock

off latency is 2 or 3 CPU clocks.

CPUCLK

(Internal)

CPUCLK

(Internal)

PCICLK_F

(Free-running)

CPU_STOP#

PCI_STOP#

PWR_DWN#

CPUCLK

(External)

CPU_STOP# Timing Diagram

Notes:

1. All timing is referenced to the CPUCLK.

2. The Internal label means inside the chip and is a reference only. This in fact may not be the way that the

control is designed.

3 CPU_STOP# is an input signal that must be made synchronous to the free running PCI_F.

4. ON/OFF latency shown in the diagram is 2 CPU clocks.

5. All other clocks continue to run undisturbed.

6. PWR_DWN# , PCI_STOP# are shown in a high state.

7. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.

225

PS8315-2 04/08/99

Share Link: