AD629ARZ(RevC) 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD629ARZ Datasheet PDF : 16 Pages
| |||
5V/DIV
+10V
VOUT
0V
OUTPUT
ERROR
1mV = 0.01%
1mV/DIV
10µs/DIV
Figure 25. Settling Time to 0.01%, for 0 V to 10 V Output Step; G = −1, RL = 2 kΩ
350
N = 2180
300 n ≈ 200 PCS. FROM
10 ASSEMBLY LOTS
250
200
150
100
50
0
–150
–100
–50
0
50
100
150
COMMON-MODE REJECTION RATIO (ppm)
Figure 26. Typical Distribution of Common-Mode Rejection; Package Option N-8
400
350
N = 2180
n ≈ 200 PCS. FROM
10 ASSEMBLY LOTS
300
250
200
150
100
50
0
–600
–400
–200
0
200
400
600
–1 GAIN ERROR (ppm)
Figure 27. Typical Distribution of −1 Gain Error; Package Option N-8
5V/DIV
0V
VOUT
–10V
AD629
OUTPUT
ERROR
1mV = 0.01%
1mV/DIV
10µs/DIV
Figure 28. Settling Time to 0.01% for 0 V to −10 V Output Step; G = −1, RL = 2kΩ
300
N = 2180
250 n ≈ 200 PCS. FROM
10 ASSEMBLY LOTS
200
150
100
50
0
–900 –600 –300
0
300
600
900
OFFSET VOLTAGE (µV)
Figure 29. Typical Distribution of Offset Voltage; Package Option N-8
400
350
N = 2180
n ≈ 200 PCS. FROM
10 ASSEMBLY LOTS
300
250
200
150
100
50
0
–600
–400
–200
0
200
400
600
+1 GAIN ERROR (ppm)
Figure 30. Typical Distribution of +1 Gain Error; Package Option N-8
Rev. C | Page 9 of 16
Share Link: 