M28C17-25NS6T 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

M28C17-25NS6T

16 Kbit 2Kb x8 Parallel EEPROM

STMicroelectronics 

M28C16A, M28C17A

Figure 3. Block Diagram

VPP GEN

RESET

E

G

W

CONTROL LOGIC

A6-A10

(Page Address)

ADDRESS

LATCH

A0-A5

ADDRESS

LATCH

64K ARRAY

Y DECODE

SENSE AND DATA LATCH

I/O BUFFERS

DQ0-DQ7

PAGE LOAD

TIMER STATUS

TOGGLE BIT

DATA POLLING

AI01520

OPERATION (cont’d)

Write

Write operations are initiated when both W and E

are low and G is high.The M28C16A/17Asupports

both E and W controlled write cycles. The Address

is latched by the falling edge of E or W which ever

occurs last and the Data on the rising edge of E or

W which ever occurs first. Once initiated the write

operation is internally timed until completion.

Page Write

Page write allows up to 32 bytes to be consecu-

tively latched into the memory prior to initiating a

Figure 4. Status Bit Assignment

DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0

DP TB PLTS Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z

DP = Data Polling

TB = Toggle Bit

PLTS = Page Load Timer Status

programming cycle. All bytes must be located in a

single page address, that is A5 - A10 must be the

same for all bytes. The page write can be initiated

during any byte write operation.

Following the first byte write instruction the host

may send another address and data up to a maxi-

mum of tWHWH after the rising edge of E or W which

ever occurs first. If a transition of E or W is not

detected within tWHWH, the internal programming

cycle will start.

Microcontroller Control Interface

The M28C16A/17A provides two write operation

status bits and one status pin that can be used to

minimize the system write cycle. These signals are

available on the I/O port bits DQ7 or DQ6 of the

memory during programming cycle only, or as the

RB signal on a separate pin.

Data Polling bit (DQ7). During the internal write

cycle, any attempt to read the last byte written will

produce on DQ7 the complementary value of the

previously latched bit. Once the write cycle is fin-

ished the true logic value appears on DQ7 in the

read cycle.

4/19

Share Link: