V380SDC 查看數據表（PDF） - QuickLogic Corporation

零件编号

产品描述 (功能)

生产厂家

V380SDC

High Performance SDRAM Controller for 32-bit and 64-bit Embedded Processors

QuickLogic Corporation 

Pin Description

Signal

A[31:2]

BE[3:0]

AD[7:0]

ADS

WNR

BLAST

READY

ARTRY

AACK/DEN

TT[1:0]

CS[3:0]

MA[14:0]

RAS

CAS

MWE

DQM[7:0]

IOC[3:0]

SDA

Type

I

I

I/O8

I

I

I

I/O8

I

I/O8

I

O8

O12

O12

O12

O12

O8

I/O8

I/OD

Table 3: Signal Descriptions

Ra

Description

Processor Bus Interface

Address Bus For demultiplexed processors, A[31:2] is used.

For multiplexed processors, only A[31:8] is used; A[2] is used as ALE

(Address Latch Enable) input.

Byte Enables (BE, BWE), Transfer Size (SIZ, TSIZ), or Address

(A[1:0]) are multiplexed on these pins depending on processor mode.

Address (Data) Bus For demultiplexed processors, AD[7:0] is used

Z as D[7:0]. For multiplexed processors, AD[7:0] is used as the

multiplexed address/data bus.

Address Strobe Asserted low to indicate the beginning of a bus

cycle: It can be interpreted as REQ or TS depending on processor

mode.

Write/Read It can be interpreted as RNW or RD depending on

processor mode.

Burst Last It can be interpreted as BURST, TBST, or LAST

depending on processor mode.

Z

Data Ready It can be interpreted as RDY, TA, RDYRCV, or ACK

depending on processor mode.

Address Retry for PPC750 processor. During reset, the state of the

pin along with the processor mode also determine the default value of

the SDC_REG_BASE register.

Address Acknowledge for PPC750 processor or Data Enable

Z output in other processor modes intended for buffer control.

This DEN output is not to be connected to the processor.

Transfer Type

SDRAM Interface

Z SDRAM Chip Select

Z SDRAM Memory Address MA[14:13] are typically used for BA[1:0]

Z SDRAM Row Address Strobe

Z SDRAM Column Address Strobe

Z SDRAM Memory Write Enable

Z SDRAM Data Mask

Z Multi-purpose I/O which can be configured for many functions

Z Serial EEPROM Data

4

V380SDC_A0 Datasheet Rev 1.01 DS-SD01-0101

© 2000 V3 Semiconductor Corp.

Share Link: