DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VSC6048QV 查看數據表(PDF) - Vitesse Semiconductor

零件编号
产品描述 (功能)
生产厂家
VSC6048QV
Vitesse
Vitesse Semiconductor Vitesse
VSC6048QV Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
VSC6048
VITESSE
SEMICONDUCTOR CORPORATION
High-Speed Octal
Programmable Timing Generator
Table 8: AC Characteristics
Parameter
Description
Min
Typ
Max
Units
tRATE IN
tRATE TS
tRATE TS
tRES
tSPAN
tPDTG(SPAN)
tPDV(SPAN)
tPDTG(MIN)
tPDV(MIN)
INL
DNL
DCV
DTCO
PSRR
OSJ
DACRES
tOPW
tR/tF
INSU
INH
tSETSU
tSETH
INPW
INA and INB Reprogram Rate
TSET Reprogram Rate, 200MHz Application
TSET Reprogram Rate, 100MHz Application
Nominal Resolution (tPDV(SPAN)/ 127)
Propagation Delay, 200MHz Application
Full TG Span (TSET = 0011111111)
After Vernier Span DAC Calibration
Propagation Delay, 100MHz Application
Full TG Span (TSET = 1111111111)
After Vernier Span DAC Calibration
Propagation Delay
Vernier Delay Element Span (TSET=0001111111)
After Vernier Span DAC Calibration
Propagation Delay
TG Minimum Delay (TSET=000000000)
Propagation Delay
Vernier Delay Element Zero Delay
Integral Non-Linearity
Dynamic on-the-fly TSET Switching
Differential Non-Linearity
Dynamic on-the-fly TSET Switching
Variation in Delay vs. Duty Cycle and Frequency
Full TG Span (TSET=1111111111)
Variation in Delay vs. Temperature
Full TG Span (TSET=1111111111)
Variation in Delay vs. Supply Voltage
Full TG Span (TSET=1111111111)
Random Output Signal Jitter
Calibration DAC Resolution
Width of the Output Pulse
Output Rise/Fall Times (20% to 80%)
IN0 - IN7 to REF_CLK Setup(1)
IN0 - IN7 to REF_CLK Hold(1)
TSET [0:9] Setup with Respect to IN
TSET [0:9] Hold with Respect to IN
IN0 - IN7 Pulse Width
5
ns
5
ns
10
ns
10
ps
4980
4990
ps
9980
9990
ps
1230
11.0
1300
-4
-4
-40
-6
-8
800
250
1750
250
3500
2
1240
10
25
300
14.0
1700
+4
+4
+40
+6
+8
2500
1250
ps
ns
ps
LSBs
LSBs
ps
ps/°C
ps/100mV
ps rms
ps
ps
ps
ps
ps
ps
ps
ns
NOTE: (1) The rising edge of the input (INA, INB) must fall in the setup region defined from 250ps to 1250ps before the rising
edge of the reference clock (RCK, RCKN).
G52335-0, Rev. 4.0
8/28/00
© VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]