DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

WM8782A 查看數據表(PDF) - Cirrus Logic

零件编号
产品描述 (功能)
生产厂家
WM8782A
Cirrus-Logic
Cirrus Logic Cirrus-Logic
WM8782A Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
Production Data
DIGITAL AUDIO INTERFACE
The digital audio interface uses three pins:
DOUT: ADC data output
LRCLK: ADC data alignment clock
BCLK: Bit clock, for synchronisation
WM8782A
The digital audio interface takes the data from the internal ADC digital filters and places it on DOUT
and LRCLK. DOUT is the formatted digital audio data stream output from the ADC digital filters with
left and right channels multiplexed together. LRCLK is an alignment clock that controls whether Left
or Right channel data is present on the DOUT line. DOUT and LRCLK are synchronous with the
BCLK signal with each data bit transition signified by a BCLK high to low transition. DOUT is always
an output. BCLK and LRCLK are always inputs.
Three different audio data formats are supported:
Left justified
Right justified
I2S
SLAVE MODE OPERATION
The WM8782A can be configured as a slave mode device. In slave mode, the WM8782A responds
with data to clocks it receives over the digital audio interface. The mode is selected by setting the MS
input pin (see Table 3 Slave selection below). Slave mode is illustrated below.
Figure 4 Slave Mode
PIN
DESCRIPTION
M/S
Slave Selection
0 = Slave Mode
1= Reserved
Table 3 Slave selection
AUDIO INTERFACE CONTROL
The Input Word Length and Audio Format mode can be selected by using IWL and FORMAT pins.
PIN
DESCRIPTION
IWL
Word Length
0 = 16 bit
1 = 20 bit
Z = 24 bit
FORMAT
Audio Mode Select
0 = RJ
1 = LJ
Z = I2S
Table 4 Audio Data Format Control
w
PD, April 2010, Rev 4.8
11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]