AD7452 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD7452 Datasheet PDF : 24 Pages
| |||
Data Sheet
Negative Gain Error
This is the deviation of the first code transition (100...000 to
100...001) from the ideal VIN+ – VIN– (that is, –VREF + 1 LSB),
after the zero code error has been adjusted out.
Track-and-Hold Acquisition Time
The minimum time required for the track-and-hold amplifier
to remain in track mode for its output to reach and settle to
within 0.5 LSB of the applied input signal.
AD7452
Power Supply Rejection Ratio (PSRR)
The ratio of the power in the ADC output at full-scale fre-
quency, f, to the power of a 100 mV p-p sine wave applied to the
ADC VDD supply of frequency fS. The frequency of this input
varies from 1 kHz to 1 MHz.
PSRR(dB) = 10log(Pf/PfS)
Pf is the power at frequency f in the ADC output; Pfs is the
power at frequency fS in the ADC output.
Rev. C | Page 9 of 24
Share Link: 