TRCV012G5 查看數據表（PDF） - Agere -> LSI Corporation
零件编号
产品描述 (功能)
生产厂家
TRCV012G5
Agere -> LSI Corporation
TRCV012G5 Datasheet PDF : 28 Pages
| |||
TRCV012G5 and TRCV012G7
Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer
Preliminary Data Sheet
August 2000
Pin Information (continued)
Table 1. Pin Descriptions—2.5 Gbits/s and Related Signals (continued)
Pin
Symbol* Type† Level
Name/Description
43
DATCKP
It
CML Clock Input for DATAP/N. Buffer is powered down when
44
DATCKN
ENDATCKN = 1.
124
ENDATCKN Iu CMOS External DATCKP/N Clock Select (Active-Low). Selects
external DATCKP/N clock to demultiplexer.
0 = select DATCKP/N
1 or no connection = select VCO clock
46
DATAP
It
CML Data Input for CML. Use this input for system loopback
47
DATAN
data when LAINP/N is used.
125
ENDATAN
Iu CMOS Enable DATAP/N Inputs (Active-Low). Selects DATAP/N
as data source rather than limiting amplifier output.
0 = select DATAP/N
1 or no connection = select LAINP/N
37
ASTREF
I Analog Adjustable Sampling Circuit Reference Resistor.
Connect a 2.1 kΩ resistor to VCCA.
2
AST4
Id CMOS Adjustable Sampling Time Control Inputs. AST[4:0]
3
AST3
4
AST2
5
AST1
6
AST0
allows introduction of an offset into the sampling time. The
most significant bit (A4) is the sign bit and bits A[3:0]
represent the magnitude. (See the Decision Circuit—
Adjustable Sampling Time (ASTREF, AST[4:0]) section,
page 15.)
A4 is the polarity bit as follows:
1 = advance
0 = delay sampling point
AST[3:0] provides adjustments in steps (increments or
decrements) of 6.25 ps in the sampling instant.
* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.
† I = input, O = output. Iu = an internal pull-up resistor on this pin, Id = an internal pull-down resistor on this pin, It = an internal termination resis-
tance of 50 Ω on this pin.
6
Lucent Technologies Inc.
Share Link: