MCP795W20-I/ST 查看數據表（PDF） - Microchip Technology

零件编号

产品描述 (功能)

生产厂家

MCP795W20-I/ST

2Kb EE 64B SRAM WD TED ID

Microchip Technology 

MCP795W1X/MCP795W2X

3.0 SPI BUS OPERATION

The MCP795WXX is designed to interface directly with

the Serial Peripheral Interface (SPI) port of many of

today’s popular microcontroller families, including

Microchip’s PIC® microcontrollers. It may also interface

with microcontrollers that do not have a built-in SPI port

by using discrete I/O lines programmed properly in

software to match the SPI protocol.

The MCP795WXX contains an 8-bit instruction register.

The device is accessed via the SI pin, with data being

clocked in on the rising edge of SCK. The CS pin must

be low for the entire operation.

Table 3-1 contains a list of the possible instruction

bytes and format for device operation. All instructions,

addresses, and data are transferred MSb first, LSb last.

Data (SI) is sampled on the first rising edge of SCK

after CS goes low.

TABLE 3-1: INSTRUCTION SET SUMMARY

Instruction Name Instruction Format

Description

EEREAD

EEWRITE

EEWRDI

EEWREN

SRREAD

SRWRITE

READ

WRITE

UNLOCK

IDWRITE

IDREAD

CLRWDT

CLRRAM

0000 0011

0000 0010

0000 0100

0000 0110

0000 0101

0000 0001

0001 0011

0001 0010

0001 0100

0011 0010

0011 0011

0100 0100

0101 0100

Read data from EE memory array beginning at selected address

Write data to EE memory array beginning at selected address

Reset the write enable latch (disable write operations)

Set the write enable latch (enable write operations)

Read STATUS register

Write STATUS register

Read RTCC/SRAM array beginning at selected address

Write RTCC/SRAM data to memory array beginning at selected

address

Unlock ID Locations

Write to the ID Locations

Read the ID Locations

Clear Watchdog TImer

Clear RAM Location to ‘0’

3.1 Read Sequence

The device is selected by pulling CS low. The various

8-bit read instructions are transmitted to the

MCP795WXX followed by an 8-bit address. See

Figure 3-1 for more details.

After the correct instruction and address are sent, the

data stored in the memory at the selected address is

shifted out on the SO pin. Data stored in the memory at

the next address can be read sequentially by

continuing to provide clock pulses to the slave. The

internal Address Pointer automatically increments to

the next higher address after each byte of data is

shifted out. When the highest address is reached, the

address counter rolls over to the first valid address

allowing the read cycle to be continued indefinitely. The

read operation is terminated by raising the CS pin

(Figure 1-1).

FIGURE 3-1:

CS

EEREAD SEQUENCE

SCK

SI

SO

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Instruction

Address Byte

0 0 0 0 0 0 1 1 A7 A6 A5 A4 A3 A2 A1 A0

High-Impedance

Data Out

76543210

DS22280C-page 8

Preliminary

 2011-2012 Microchip Technology Inc.

Share Link: