DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADUM1510 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
生产厂家
ADUM1510 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
ADuM1510
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V OPERATION
All voltages are relative to their respective ground. 4.5 V ≤ VDD1 ≤ 5.5 V, 4.5 V ≤ VDD2 ≤ 5.5 V; all minimum/maximum specifications apply
over the entire recommended operation range, unless otherwise noted; all typical specifications are at TA = 25°C, VDD1 = VDD2 = 5 V.
Table 1.
Parameter
DC SPECIFICATIONS
Input Quiescent Supply Current per Channel
Output Quiescent Supply Current per Channel
Total Supply Current, Five Channels1
VDD1 Supply Current, Quiescent
VDD2 Supply Current, Quiescent
VDD1 Supply Current, 10 Mbps Data Rate
VDD2 Supply Current, 10 Mbps Data Rate
Input Currents
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
SWITCHING SPECIFICATIONS
Minimum Pulse Width2
Maximum Data Rate3
Propagation Delay4
Pulse Width Distortion, |tPLH − tPHL|4
Change vs. Temperature
Propagation Delay Skew5
Channel-to-Channel Matching6
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity at
Logic High Output7
Common-Mode Transient Immunity at
Logic Low Output7
Refresh Rate
Input Dynamic Supply Current per Channel8
Output Dynamic Supply Current per Channel8
Symbol
Min
IDDI (Q)
IDDO (Q)
IDD1 (Q)
IDD2 (Q)
IDD1 (10)
IDD2 (10)
IIA, IIB, IIC, IID, IIE
VIH
VIL
VOAH, VOBH,
VOCH, VODH,
VOEH
VOAL, VOBL,
VOCL, VODL, VOEL
−10
0.8
VDD2 − 0.4
PW
10
tPHL, tPLH
20
PWD
tPSK
tPSKCD
tR/tF
|CMH|
25
|CML|
25
fr
IDDI (D)
IDDO (D)
Typ
0.40
0.30
2.0
1.5
7.5
3.1
+1
4.8
0.2
30
5
2.5
35
35
1.0
0.122
0.036
Max Unit
0.80 mA
0.50 mA
4.0 mA
2.5 mA
12.0 mA
4.5 mA
+10 µA
2.0 V
V
V
0.4 V
Test Conditions/Comments
VIA = VIB = VIC = VID = VIE = 0 V
VIA = VIB = VIC = VID = VIE = 0 V
5 MHz logic signal frequency
5 MHz logic signal frequency
VIA, VIB, VIC, VID, VIE ≥ 0 V
IOx = −4 mA, VIx = VIH
IOx = +4 mA, VIx = VIL
100 ns
CL = 15 pF, CMOS signal levels
Mbps
CL = 15 pF, CMOS signal levels
50 ns
CL = 15 pF, CMOS signal levels
5
ns
CL = 15 pF, CMOS signal levels
ps/°C
CL = 15 pF, CMOS signal levels
30 ns
CL = 15 pF, CMOS signal levels
5
ns
CL = 15 pF, CMOS signal levels
ns
CL = 15 pF, CMOS signal levels
kV/µs
VIx = VDD1/VDD2, VCM = 1000 V,
transient magnitude = 800 V
kV/µs
VIx = 0 V, VCM = 1000 V,
transient magnitude = 800 V
Mbps
mA/Mbps
mA/Mbps
1 Supply current values are for all five channels combined running at identical data rates. Output supply current values are specified with no output load present. The
supply current associated with an individual channel operating at a given data rate is calculated as described in the Power Consumption section. See Figure 4 through
Figure 6 for information on the per-channel supply current as a function of the data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total IDD1
and IDD2 supply currents as a function of the data rate for the ADuM1510.
2 The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed. Operation below the minimum pulse width is not
recommended.
3 The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
4 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is
measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal.
5 tPSK is the magnitude of the worst-case difference in tPHL and/or tPLH that is measured between units at the same operating temperature, supply voltages, and output
load within the recommended operating conditions.
6 Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels within the same component.
7 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VOx > 0.8 × VDD2. CML is the maximum common-mode voltage slew rate
that can be sustained while maintaining VOx < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The
transient magnitude is the range over which the common mode is slewed.
8 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 4 through Figure 6 for infor-
mation on the per-channel supply current as a function of the data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on
calculating the per-channel supply current for a given data rate.
Rev. D | Page 3 of 12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]