DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NT256D64SH4B0GM 查看數據表(PDF) - Nanya Technology

零件编号
产品描述 (功能)
生产厂家
NT256D64SH4B0GM Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NT1GD64S8HA0FM / NT1GD64S8HB0FM
1GB : 128M x 64
PC2700 / PC2100 Unbuffered DDR SO-DIMM
Serial Presence Detect
(Part 1 of 2)
Byte
Description
0 Number of Serial PD Bytes Written during Production
1 Total Number of Bytes in Serial PD device
2 Fundamental Memory Type
3 Number of Row Addresses on Assembly
4 Number of Column Addresses on Assembly
5 Number of DIMM Bank
6 Data Width of Assembly
7 Data Width of Assembly (cont’)
8 Voltage Interface Level of this Assembly
DDR SDRAM Device Cycle Time
9
CL=2.5
DDR266B
DDR333
DDR SDRAM Device Access Time from Clock
10
CL=2.5
DDR266B
DDR333
11 DIMM Configuration Type
12 Refresh Rate/Type
13 Primary DDR SDRAM Width
14 Error Checking DDR SDRAM Device Width
15 DDR SDRAM Device Attr: Min CLK Delay, Random Col Access
16 DDR SDRAM Device Attributes: Burst Length Supported
17 DDR SDRAM Device Attributes: Number of Device Banks
DDR SDRAM Device Attributes:
18
CAS Latencies Supported
DDR266B
DDR333
19 DDR SDRAM Device Attributes: CS Latency
20 DDR SDRAM Device Attributes: WE Latency
21 DDR SDRAM Device Attributes:
22 DDR SDRAM Device Attributes: General
Minimum Clock Cycle
23
CL=2.5
DDR266B
DDR333
Maximum Data Access Time from Clock at
24
CL=2
DDR266B
DDR333
25 Minimum Clock Cycle Time at CL=1
DDR266B
DDR333
26 Maximum Data Access Time from Clock at CL=1
DDR266B
DDR333
27 Minimum Row Precharge Time (tRP)
DDR266B
DDR333
28 Minimum Row Active to Row Active delay (tRRD)
DDR266B
DDR333
29 Minimum RAS to CAS delay (tRCD)
DDR266B
DDR333
30 Minimum RAS Pulse Width (tRAS)
DDR266B
DDR333
31 Module Bank Density
32 Address and Command Setup Time Before Clock
DDR266B
DDR333
33 Address and Command Hold Time After Clock
DDR266B
DDR333
34 Data Input Setup Time Before Clock
DDR266B
DDR333
SPD Entry Value
128
256
SDRAM DDR
13
11
2
x64
x64
SSTL 2.5V
7.5ns
6.0ns
0.75ns
0.70ns
Non-Parity
SR/1x(7.8us)
X8
N/A
1 Clock
2,4,8
4
2/2.5
2/2.5
0
1
Differential Clock
±0.2V Tolerance
7.5ns
10ns
0.70ns
0.75ns
N/A
N/A
N/A
N/A
18ns
20ns
12ns
15ns
18ns
20ns
42ns
45ns
512MB
0.75ns
0.90ns
0.75ns
0.90ns
0.45ns
0.50ns
SPD Data Entry (Hex)
80
08
07
0D
09
01
40
00
04
75
60
75
70
00
82
08
00
01
0E
04
0C
0C
01
02
20
00
75
A0
70
75
00
00
00
00
48
50
30
3C
48
50
2A
2D
80
75
90
75
90
45
50
REV 1.2
12/19/2003
Preliminary
5
© NANYA TECHNOLOGY CORPORATION
NANYA reserves the right to change products and specifications without notice.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]