UPD720113 查看數據表（PDF） - NEC => Renesas Technology

零件编号

产品描述 (功能)

生产厂家

UPD720113

USB 2.0 HUB CONTROLLER

NEC => Renesas Technology 

µPD720113

APLL

ALL_TT

CDR

DPC

DP(n)_PHY

EP0

EP1

F_TIM (Frame Timer)

FS_REP

OSB

ROM I/F

SERDES

SIE_2H

UP_PHY

UPC

: Generates all clocks of Hub.

: Translates the high-speed transactions (split transactions) for full/low-speed device

to full/low-speed transactions. ALL_TT buffers the data transfer from either

upstream or downstream direction. For OUT transaction, ALL_TT buffers data from

upstream port and sends it out to the downstream facing ports after speed

conversion from high-speed to full/low-speed. For IN transaction, ALL_TT buffers

data from downstream ports and sends it out to the upstream facing ports after

speed conversion from full/low-speed to high-speed.

: Data & clock recovery circuit

: Downstream Port Controller handles Port Reset, Enable, Disable, Suspend and

Resume

: Downstream transceiver supports high-speed (480 Mbps), full-speed (12 Mbps), and

low-speed (1.5 Mbps) transaction

: Endpoint 0 controller

: Endpoint 1 controller

: Manages hub’s synchronization by using micro-SOF which is received at upstream

port, and generates SOF packet when full/low-speed device is attached to

downstream facing port.

: Full/low-speed repeater is enabled when the µPD720113 are worked at full-speed

mode

: Oscillator Block

: Interface block for external Serial ROM which contains user-defined descriptors

: Serializer and Deserializer

: Serial Interface Engine (SIE) controls USB2.0 and 1.1 protocol sequencer.

: Upstream Transceiver supports high-speed (480 Mbps), full-speed (12 Mbps)

transaction

: Upstream Port Controller handles Suspend and Resume

Data Sheet S16618EJ3V0DS

3

Share Link: