DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LPC2131 查看數據表(PDF) - Philips Electronics

零件编号
产品描述 (功能)
生产厂家
LPC2131 Datasheet PDF : 41 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
LPC2131/2132/2134/2136/2138
Single-chip 16/32-bit microcontrollers
Table 3: Pin description …continued
Symbol
Pin
Type
P1.22/
40 [6]
O
PIPESTAT1
P1.23/
36 [6]
O
PIPESTAT2
P1.24/
32 [6]
O
TRACECLK
P1.25/EXTIN0 28 [6]
I
P1.26/RTCK 24 [6]
I/O
P1.27/TDO
64 [6]
O
P1.28/TDI
60 [6]
I
P1.29/TCK
56 [6]
I
P1.30/TMS
52 [6]
I
P1.31/TRST 20 [6]
I
RESET
57 [7]
I
XTAL1
XTAL2
RTXC1
RTXC2
VSS
VSSA
VDD
VDDA
62 [8]
I
61 [8]
O
3 [8]
I
5 [8]
O
6, 18, 25, 42, I
50
59
I
23, 43, 51 I
7
I
VREF
63
I
VBAT
49
I
Description
PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.
PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.
TRACECLK — Trace Clock. Standard I/O port with internal pull-up.
EXTIN0 — External Trigger Input. Standard I/O with internal pull-up.
RTCK — Returned Test Clock output. Extra signal added to the JTAG port.
Assists debugger synchronization when processor frequency varies.
Bi-directional pin with internal pull-up. LOW on RTCK while RESET is LOW
enables pins P1.31:26 to operate as Debug port after reset.
TDO — Test Data out for JTAG interface.
TDI — Test Data in for JTAG interface.
TCK — Test Clock for JTAG interface.
TMS — Test Mode Select for JTAG interface.
TRST — Test Reset for JTAG interface.
External reset input: A LOW on this pin resets the device, causing I/O ports
and peripherals to take on their default states, and processor execution to
begin at address 0. TTL with hysteresis, 5 V tolerant.
Input to the oscillator circuit and internal clock generator circuits.
Output from the oscillator amplifier.
Input to the RTC oscillator circuit.
Output from the RTC oscillator circuit.
Ground: 0 V reference.
Analog ground: 0 V reference. This should nominally be the same voltage
as VSS, but should be isolated to minimize noise and error.
3.3 V power supply: This is the power supply voltage for the core and I/O
ports.
Analog 3.3 V power supply: This should be nominally the same voltage as
VDD but should be isolated to minimize noise and error. This voltage is used
to power the on-chip PLL.
A/D converter reference: This should be nominally the same voltage as VDD
but should be isolated to minimize noise and error. Level on this pin is used as
a reference for A/D and D/A convertor(s).
RTC power supply: 3.3 V on this pin supplies the power to the RTC.
[1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.
[2] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. If configured for an input
function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns.
[3] Open drain 5 V tolerant digital I/O I2C-bus 400 kHz specification compatible pad. It requires external pull-up to provide an output
functionality.
[4] 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog input function. If configured
for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns. When configured as an ADC input, digital
section of the pad is disabled.
[5] 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog output function. When
configured as the DAC output, digital section of the pad is disabled.
9397 750 14868
Preliminary data sheet
Rev. 02 — 15 April 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
10 of 41

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]