DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD16772A 查看數據表(PDF) - NEC => Renesas Technology

零件编号
产品描述 (功能)
生产厂家
UPD16772A Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
µPD16772A
8. RELATIONSHIP BETWEEN STB, CLK AND OUTPUT WAVEFORM
The output voltage is written to the LCD panel synchronized with the STB falling edge.
Figure 8–1. Output Circuit Block Diagram
DAC
Output Amp
-
+
SW1
VAMP(IN)
Sn
(VOUT)
Figure 8–2. Output Circuit Timing Waveform
CLK
(External Input)
[1]
[2]
STB
(External Input)
SW1 : ON
SW1 : OFF
SW1 : ON
VAMP(IN)
Sn
(VOUT: External output)
Output
Hi-Z
Output
Remarks 1. STB = L : SW1 = ON
STB = H : SW1 = OFF
2. STB = “H” is acknowledged at timing [1].
3. The display data latch is compensated at timing [2] and the input voltage (VAMP(IN) : gray-
scale level voltage) of the output amplifier changes.
10
Data Sheet S14725EJ1V0DS00

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]