DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HCPL-2731W 查看數據表(PDF) - QT Optoelectronics => Fairchildsemi

零件编号
产品描述 (功能)
生产厂家
HCPL-2731W
QT
QT Optoelectronics => Fairchildsemi QT
HCPL-2731W Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LOW INPUT CURRENT
HIGH GAIN SPLIT
DARLINGTON OPTOCOUPLERS
SINGLE-CHANNEL
6N138
6N139
DUAL-CHANNEL
HCPL-2730
HCPL-2731
ISOLATION CHARACTERISTICS (TA = 0 to 70°C Unless otherwise specified)
Characteristics
Test Conditions Symbol
Min
Typ**
Max
Unit
(Relative humidity = 45%)
Input-output
insulation leakage current
(TA = 25°C, t = 5 s)
(VI-O = 3000 VDC)
II-O
(Note 8)
1.0
µA
Withstand insulation test voltage
(RH ! 50%, TA = 25°C)
(Note 4) ( t = 1 min.)
VISO
2500
VRMS
Resistance (input to output)
(Note 4) (VI-O = 500 VDC)
RI-O
1012
$
Capacitance (input to output)
(Note 4,5) (f = 1 MHz)
CI-O
0.6
pF
Input-Input
(RH ! 45%, VI-I = 500 VDC) (Note 6)
Insulation leakage current t = 5 s, (HCPL-2730/2731 only)
II-I
0.005
µA
Input-Input Resistance
(VI-I = 500 VDC) (Note 6)
(HCPL-2730/2731 only)
RI-I
1011
$
(f = 1 MHz) (Note 6)
Input-Input Capacitance
(HCPL-2730/2731 only)
CI-I
0.03
pF
** All typicals at TA = 25°C
NOTES
1. Current Transfer Ratio is defined as a ratio of output collector current, IO, to the forward LED input current, IF, times 100%.
2. Pin 7 open. (6N138 and 6N139 only)
3. Common mode transient immunity in logic high level is the maximum tolerable (positive) dVcm/dt on the leading edge of the
common mode pulse signal, VCM, to assure that the output will remain in a logic high state (i.e., VO&2.0 V). Common mode
transient immunity in logic low level is the maximum tolerable (negative) dVcm/dt on the trailing edge of the common mode pulse
signal, VCM, to assure that the output will remain in a logic low state (i.e., VO'0.8 V).
4. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
5. For dual channel devices, CI-O is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
6. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
12/27/99 200023A

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]