DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SZF2002 查看數據表(PDF) - Philips Electronics

零件编号
产品描述 (功能)
生产厂家
SZF2002 Datasheet PDF : 76 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Low voltage 8-bit microcontroller with
6-kbyte embedded RAM
Product specification
SZF2002
8 FUNCTIONAL DESCRIPTION
Detailed descriptions of each function are described in:
Chapter 9 “Memory organization”
Chapter 10 “Program Status Word (PSW)”
Chapter 11 “I/O facilities”
Chapter 12 “Timer/event counters”
Chapter 13 “Pulse Width Modulated output”
Chapter 14 “Analog-to-digital converter (ADC)”
Chapter 15 “Reduced power modes”
Chapter 16 “I2C-bus serial I/O”
Chapter 17 “Standard serial interface SIO0: UART”
Chapter 18 “Interrupt system”
Chapter 19 “Clock circuitry”
Chapter 20 “Reset”
Chapter 21 “Special Function Registers overview”
Chapter 22 “Debugging support”.
8.1 General
The SZF2002 is a stand-alone high-performance CMOS
microcontroller designed for use in real-time applications
such as wireless telephone and mobile communications,
instrumentation, industrial control, intelligent computer
peripherals and consumer products.
The device provides hardware features, architectural
enhancements and new instructions to function as a
controller for applications requiring up to 256 kbytes of
program memory and/or up to 6144 + 256 bytes of on-chip
data memory.
The SZF2002 contains a 6-kbyte program memory; a
static 6144 + 256 byte data memory (RAM); 24 I/O lines;
three 16-bit timer/event counters; a fifteen-source two
priority-level, nested interrupt structure, a 6-channel 8-bit
ADC, a Watchdog Timer and a Pulse Width Modulation
output.
Two serial interfaces are provided on-chip:
A standard UART serial interface
A standard I2C-bus serial interface with a transfer speed
of up to 400 kbits/s (depending on clock frequency).
The I2C-bus serial interface has byte oriented master
and slave functions allowing communication with the
whole family of I2C-bus compatible devices.
The device has two software selectable modes of reduced
activity for power reduction:
Idle mode: freezes the CPU while allowing the
derivative functions (timers, serial I/O, RAM,
ADC and PWM) and interrupt system to continue
functioning
Power-down mode: saves the RAM contents but stops
the clock causing all other chip functions to be
inoperative.
8.2 CPU timing
A machine cycle consists of a sequence of 6 states. Each
state lasts one clock period, thus a machine cycle takes
6 clock periods or 1 µs if the clock frequency (fclk) is
6 MHz.
1998 Aug 26
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]