DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M48Z128(2003) 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
M48Z128
(Rev.:2003)
STMICROELECTRONICS
STMicroelectronics STMICROELECTRONICS
M48Z128 Datasheet PDF : 21 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
M48Z128, M48Z128Y, M48Z128V*
DESCRIPTION
The M48Z128/Y/V ZEROPOWER® RAM is a
128 Kbit x 8 non-volatile static RAM organized
as131,072 words by 8 bits. The device combines
an internal lithium battery, a CMOS SRAM and a
control circuit in a plastic, 32-pin DIP module. This
solution is available in two special packages to
provide a highly integrated battery backed-up
memory solution.
The M48Z128/Y/V is a non-volatile pin and func-
tion equivalent to any JEDEC standard 128K x 8
SRAM. It also easily fits into many ROM, EPROM,
and EEPROM sockets, providing the non-volatility
of PROMs without any requirement for special
WRITE timing or limitations on the number of
WRITEs that can be performed. The 32-pin,
600mil DIP Module houses the M48Z128/Y/V sili-
con with a long life lithium button cell in a single
package.
For surface-mount environments ST provides an
equivalent SMT solution consisting of a 28-pin,
330mil SOIC NVRAM SUPERVISOR (M40Z300/
W) and a 32-pin, (TSOP, 8 x 20mm) 1Mb
LPSRAM. Both 5V and 3V versions are available
(see Table 2, page 5).
The 28-pin, 330mil SOIC provides sockets with
gold plated contacts at both ends for direct con-
nection to a separate SNAPHAT® housing con-
taining the battery.
The unique design allows the SNAPHAT battery
package to be mounted on top of the SOIC pack-
age after the completion of the surface-mount pro-
cess. Insertion of the SNAPHAT housing after
reflow prevents potential battery damage due to
the high temperatures required for device surface-
mounting. The SNAPHAT housing is keyed to pre-
vent reverse insertion.
The SNAPHAT battery package is shipped sepa-
rately in plastic anti-static tubes or in Tape & Reel
form. The part number is “M4Zxx-BR00SH” (see
Table 13, page 15).
Figure 2. Logic Diagram
VCC
17
A0-A16
W
E
G
M48Z128
M48Z128Y
M48Z128V
8
DQ0-DQ7
VSS
AI01194
Table 1. Signal Names
A0-A16
Address Inputs
DQ0-DQ7
Data Inputs / Outputs
E
Chip Enable Input
G
Output Enable Input
W
WRITE Enable Input
VCC
Supply Voltage
VSS
Ground
NC
Not Connected Internally
3/21

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]