FM24C04B-G 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
FM24C04B-G Datasheet PDF : 13 Pages
| |||
FM24C04B
AC Parameters (TA = -40 C to + 85 C, VDD = 4.5V to 5.5V, CL = 100 pF unless otherwise specified)
Symbol
fSCL
tLOW
tHIGH
tAA
Parameter
SCL Clock Frequency
Clock Low Period
Clock High Period
SCL Low to SDA Data Out Valid
Min Max Min Max Min Max
0 100 0 400 0 1000
4.7
1.3
0.6
4.0
0.6
0.4
3
0.9
0.55
tBUF
Bus Free Before New
Transmission
4.7
1.3
0.5
tHD:STA Start Condition Hold Time
4.0
0.6
0.25
tSU:STA Start Condition Setup for Repeated 4.7
Start
0.6
0.25
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
Data In Hold
Data In Setup
Input Rise Time
Input Fall Time
Stop Condition Setup
0
0
0
250
100
100
1000
300
300
300
300
100
4.0
0.6
0.25
tDH
Data Output Hold
(from SCL @ VIL)
0
0
0
tSP
Noise Suppression Time Constant
50
50
50
on SCL, SDA
Units
kHz
s
s
s
s
s
s
ns
ns
ns
ns
s
ns
ns
Notes
1
1
Notes : All SCL specifications as well as start and stop conditions apply to both read and write operations.
1 This parameter is periodically sampled and not 100% tested.
Capacitance (TA = 25 C, f=1.0 MHz, VDD = 5V)
Symbol
Parameter
CI/O
Input/Output Capacitance (SDA)
CIN
Input Capacitance
Max
8
6
Units
pF
pF
Notes
1 This parameter is periodically sampled and not 100% tested.
Notes
1
1
Power Cycle Timing
VDD
VDD min.
tVR
tPU
tVF
tPD
SDA,SCL
Power Cycle Timing (TA = -40 C to +85 C, VDD = 4.5V to 5.5V unless otherwise specified)
Symbol Parameter
Min
Max
tPU
Power Up (VDD min) to First Access (Start condition)
1
-
tPD
Last Access (Stop condition) to Power Down (VDD min)
0
-
tVR
VDD Rise Time
30
-
tVF
VDD Fall Time
30
-
Notes
1. Slope measured at any point on VDD waveform.
Units
ms
s
s/V
s/V
Notes
1
1
Document Number: 001-84446 Rev. *A
Page 9 of 13
Share Link: 