MAX9867(2009) 查看數據表（PDF） - Maxim Integrated
零件编号
产品描述 (功能)
生产厂家
MAX9867 Datasheet PDF : 54 Pages
| |||
Ultra-Low Power Stereo Audio Codec
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VPVDD = VDVDD = VDVDDIO = +1.8V, RL = ∞, headphone load (RL) connected between _OUTP and _OUTN in differential
mode, CREF = 2.2μF, CMICBIAS = CPREG = CREG = 1μF, AVPRE = +20dB, AVPGAM = 0dB, AVDAC = 0dB, AVLINE = +20dB, AVVOL =
0dB, MCLK = 13MHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)
PARAMETER
DIGITAL INPUTS (SDA, SCL)
Input High Voltage
SYMBOL
VIH
CONDITIONS
MIN TYP MAX UNITS
0.7 x
DVDD
V
Input Low Voltage
Input Hysteresis
Input Leakage Current
Input Capacitance
DIGITAL INPUT (DIGMICDATA)
Input High Voltage
VIL
IIH, IIL TA = +25°C
VIH
Input Low Voltage
VIL
Input Hysteresis
Input Leakage Current
Input Capacitance
IIH, IIL TA = +25°C
CMOS DIGITAL OUTPUTS (BCLK, LRCLK, SDOUT)
Output Low Voltage
VOL
IOL = 3mA
Output High Voltage
VOH
IOH = 3mA
CMOS DIGITAL OUTPUT (DIGMICCLK)
Output Low Voltage
VOL
IOL = 1mA
Output High Voltage
VOH
IOH = 1mA
OPEN-DRAIN DIGITAL OUTPUTS (SDA, IRQ)
Output High Current
IOH
VOUT = DVDD, TA = +25°C
Output Low Voltage
VOL
IOL = 3mA
DIGITAL MICROPHONE TIMING CHARACTERISTICS (VDVDD = 1.65V)
DIGMICCLK Divide Ratio
MICCLK = 00
fMICCLK
MICCLK = 01
DIGMICDATA to DIGMICCLK
Setup Time
tSU,MIC Either clock edge
DIGMICDATA to DIGMICCLK
Hold Time
tHD,MIC Either clock edge
DIGITAL AUDIO INTERFACE TIMING CHARACTERISTICS (VDVDD = 1.65V)
Minimum BCLK Cycle Time
tBCLKS
tBCLKM
Slave operation
Master operation
0.3 x
DVDD
V
200
mV
±1
μA
10
pF
0.65 x
V
DVDD
0.35 x
DVDD
V
100
mV
±35
μA
10
pF
DVDDIO
- 0.4
0.4
V
V
DVDD -
0.4
0.4
V
V
1
μA
0.2 x
V
DVDD
PCLK/8
PCLK/6
20
0
MHz
ns
ns
75
ns
325
ns
______________________________________________________________________________________ 11
Share Link: 