ICS8530-01 查看數據表（PDF） - Integrated Device Technology

零件编号

产品描述 (功能)

生产厂家

ICS8530-01

Low Skew, 1-to16, Differential-to-3.3V LVPECL Fanout Buffer

Integrated Device Technology 

ICS8530-01 Data Sheet

LOW SKEW, 1-TO-16, DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for

LVPECL outputs. The two different layouts mentioned are

recommended only as guidelines.

The differential outputs are low impedance follower outputs that

generate ECL/LVPECL compatible outputs. Therefore, terminating

resistors (DC current path to ground) or current sources must be

used for functionality. These outputs are designed to drive 50

transmission lines. Matched impedance techniques should be used

to maximize operating frequency and minimize signal distortion.

Figures 3A and 3B show two different layouts which are

recommended only as guidelines. Other suitable clock layouts may

exist and it would be recommended that the board designers

simulate to guarantee compatibility across all printed circuit and clock

component process variations.

3.3V

Zo = 50Ω

3.3V

+

LVPECL

Zo = 50Ω

R1

50Ω

RTT =

1

((VOH + VOL) / (VCC – 2)) – 2

* Zo

_

Input

R2

50Ω

VCC - 2V

RTT

Figure 3A. 3.3V LVPECL Output Termination

3.3V

LVPECL

3.3V

R3

R4

125Ω

125Ω

3.3V

Zo = 50Ω

+

Zo = 50Ω

R1

84Ω

_

R2

84Ω

Input

Figure 3B. 3.3V LVPECL Output Termination

ICS8530FY-01 REVISION G NOVEMBER 15, 2012

10

©2012 Integrated Device Technology, Inc.

Share Link: