DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TRC103 查看數據表(PDF) - Murata Manufacturing

零件编号
产品描述 (功能)
生产厂家
TRC103
Murata
Murata Manufacturing Murata
TRC103 Datasheet PDF : 65 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
3.0 Operating Modes
The TRC103 has 5 possible chip-level modes. The chip-level mode is set by MCFG00_Chip_Mode[7..5], which
is a 3-bit pattern in the configuration register. Table 5 summarizes the chip-level modes:
MCFG00_Chip_Mode[7..5]
000
001
010
011
100
Chip-level Mode
Sleep
Standby
Synthesizer
Receive
Transmit
Enabled Functions
None
Crystal oscillator
Crystal and frequency synthesizer
Crystal, frequency synthesizer and receiver
Crystal, frequency synthesizer and transmitter
Table 5
Table 6 gives the state of the digital pins for the different chip-level modes and settings:
PIN Function
nSS_CONFIG*
nSS_DATA*
IRQ0
IRQ1
DATA
CLKOUT
SDO**
SDI
SCK
Sleep
Mode
I
I
TRI
TRI
TRI
TRI
TRI/O
I
I
Standby
Mode
I
I
O
O
TRI
O
TRI/O
I
I
Synthesizer
Mode
I
I
O
O
TRI
O
TRI/O
I
I
Receive
Mode
I
I
O
O
O
O
TRI/O
I
I
Transmit
Mode
I
I
O
O
I
O
TRI/O
I
I
I = Input, O = Output, TRI = High impedance
*nSS_CONFIG has priority OVER nSS_DATA
**SDO is an output if nSS_CONFIG = 0 and/or nSS_DATA = 0
Table 6
The TRC103 transmitter and receiver sections support three data handling modes of operation:
Continuous mode: each bit transmitted or received is accessed directly at the DATA input/output pin.
Buffered mode: a 64-byte FIFO is used to store each data byte transmitted or received. This data is writ-
ten to and read from the FIFO through the SPI bus.
Packet handling mode: in addition to using the FIFO, this data mode builds the complete packet in
transmit mode and extracts the useful data from the packet in receive mode. The packet includes a pre-
amble, a start pattern (sync pattern), an optional node address and length byte and the data. Packet data
mode can also be configured to perform additional operations like CRC error detection and DC-balanced
Manchester encoding or data scrambling.
The Buffered and Packet data modes allow the host microcontroller overhead to be significantly reduced. The
DATA pin is bidirectional and is used in both transmit and receive modes. In receive mode, DATA represents the
demodulated received data. In transmit mode, input data is applied to this pin.
www.RFM.com E-mail: info@rfm.com
© 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 11 of 65
TRC103 - 11/29/12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]