AD7091R-5BRUZ-RL7(Rev0) 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

AD7091R-5BRUZ-RL7
(Rev.:Rev0)

4-Channel, I2C, Ultralow Power, 12-Bit ADC in 20-Lead LFCSP/TSSOP

Analog Devices 

AD7091R-5

Pin No.

TSSOP

LFCSP

16

14

Mnemonic

AS1

17

15

SDA

18

16

SCL

19

17

CONVST/GPO1

20

18

VDRIVE

N/A1

21

EPAD

1 N/A means not applicable.

Data Sheet

Description

I2C Address Bit 1. Together with AS0, the logic state of these two inputs selects a unique I2C

address for the AD7091R-5. The device address depends on the logic state of these pins.

Serial Data Input/Output. This open-drain output requires a pull-up resistor. The output coding is

straight binary for the voltage channels.

Digital Input Serial I2C Bus Clock. This input requires a pull-up resistor. The data transfer rate in I2C

mode is compatible with both 100 kHz (standard mode) and 400 kHz (fast mode) operating

modes.

This is a multifunction pin determined by the configuration register and mode of conversion.

Convert Start Input Signal (CONVST). Edge triggered logic input. The falling edge of CONVST

places the ADC into hold mode and initiates a conversion. The logic level of CONVST at EOC

controls the power modes of the AD7091R-5.

General-Purpose Digital Output 1 (GPO1). When in command or autocycle mode, this pin can

function as a general-purpose digital output.

Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the

interface operates. Connect decoupling capacitors between VDRIVE and GND. The typical

recommended values are 10 µF and 0.1 µF. The voltage range on this pin is 1.8 V to 5.25 V and

may differ from the voltage range at VDD, but must never exceed it by more than 0.3 V.

Exposed Pad. The exposed pad is not connected internally. It is recommended that the pad be

soldered to GND.

Rev. 0 | Page 8 of 34

Share Link: