MITSUBISHI LSIs
M5M54R01AJ-12,-15
4194304-BIT (4194304-WORD BY 1-BIT) CMOS STATIC RAM
Write cycle (W control mode)
A 0~21
S
OE
VIH
VIL
VIH
VIL
(Note 6)
VIH
VIL
t CW
tsu(S)
tsu(A-WH)
tsu(A)
tw(W)
trec(W)
(Note 6)
W
D
Q
VIH
VIL
VIH
VIL
VOH
VOL
tdis(OE)
tsu(D) th(D)
DATA STABLE
tdis(W) (Note 4)
ten(OE) (Note 4)
ten(W)
Hi-Z
Write cycle(S control)
A 0~21
S
W
VIH
VIL
tsu(A)
VIH
VIL
VIH
VIL
(Note 6)
D
VIH
VIL
ten(S)
VOH (Note 4)
Q
VOL
t CW
tsu(S)
trec(W)
tw(W)
tsu(D) th(D)
DATA STABLE
tdis(W)
(Note 4)
Hi-Z
(Note 7)
(Note 6)
Note 6: Hatching indicates the state is don't care.
7: When the falling edge of W is simultaneous or prior to the falling edge of S, the output is maintained in the high impedance.
8: ten,tdis are periodically sampled and are not 100% tested.
MITSUBISHI
ELECTRIC
6