MAX197(1996) 查看數據表（PDF） - Maxim Integrated

零件编号

产品描述 (功能)

生产厂家

MAX197
(Rev.:1996)

Multi-Range (±10V, ±5V, +10V, +5V), Single +5V, 12-Bit DAS with 8+4 Bus Interface

Maxim Integrated 

Multi-Range (±10V, ±5V, +10V, +5V),

Single +5V, 12-Bit DAS with 8+4 Bus Interface

TIMING CHARACTERISTICS

(VDD = 5V ±5%; unipolar/bipolar range; external reference mode, VREF = 4.096V; 4.7µF at REF pin; external clock, fCLK = 2.0MHz

with 50% duty cycle; TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER

SYMBOL

CONDITIONS

MIN TYP MAX UNITS

CS Pulse Width

WR Pulse Width

CS to WR Setup Time

CS to WR Hold Time

CS to RD Setup Time

CS to RD Hold Time

CLK to WR Setup Time

CLK to WR Hold Time

Data Valid to WR Setup

Data Valid to WR Hold

RD Low to Output Data Valid

tCS

tWR

tCSWS

tCSWH

tCSRS

tCSRH

tCWS

tCWH

tDS

tDH

tDO

Figure 2, CL = 100pF (Note 12)

80

ns

80

ns

0

ns

0

ns

0

ns

0

ns

100

ns

50

ns

60

ns

0

ns

120

ns

HBEN High or HBEN Low to

Output Valid

tDO1 Figure 2, CL = 100pF (Note 12)

120

ns

RD High to Output Disable

RD Low to INT High Delay

tTR

tINT1

(Note 13)

70

ns

120

ns

Note 1: Accuracy specifications tested at VDD = 5.0V. Performance at power-supply tolerance limits guaranteed by Power-Supply

Rejection test. Tested for the ±10V input range.

Note 2: External reference: VREF = 4.096V, offset error nulled, ideal last code transition = FS - 3/2LSB.

Note 3: Ground "on" channel; sine wave applied to all "off" channels.

Note 4: Maximum full-power input frequency for 1LSB error with 10ns jitter = 3kHz.

Note 5: Guaranteed by design. Not tested.

Note 6: Use static loads only.

Note 7: Tested using internal reference.

Note 8: PSRR measured at full-scale.

Note 9: External acquisition timing: starts at data valid at ACQMOD = low control byte; ends at rising edge of WR with ACQMOD

= high control byte.

Note 10: Not subject to production testing. Provided for design guidance only.

Note 11: All input control signals specified with tR = tF = 5ns from a voltage level of 0.8V to 2.4V.

Note 12: tDO and tDO1 are measured with the load circuits of Figure 2 and defined as the time required for an output to cross 0.8V

or 2.4V.

Note 13: tTR is defined as the time required for the data lines to change by 0.5V.

_______________________________________________________________________________________ 5

Share Link: