DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX3681(1996) 查看數據表(PDF) - Maxim Integrated

零件编号
产品描述 (功能)
生产厂家
MAX3681 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
+3.3V, 622Mbps, SDH/SONET
1:4 Deserializer with LVDS Outputs
Low-Voltage Differential-Signal (LVDS)
Inputs and Outputs
The MAX3681 features LVDS inputs and outputs for
interfacing with high-speed digital circuitry. The LVDS
standard is based on the IEEE 1596.3 LVDS specifica-
tion. This technology uses 250mVp-p to 400mVp-p, dif-
ferential low-voltage swings to achieve fast transition
times, minimized power dissipation, and noise immunity.
The parallel clock and data LVDS outputs (PCLK+,
PCLK-, PD_+, PD_-) require 100differential DC termi-
nation between the inverting and noninverting outputs
for proper operation. Do not terminate these outputs to
ground.
The synchronization LVDS inputs (SYNC+, SYNC-) are
internally terminated with 100of differential input
resistance, and therefore do not require external termi-
nation.
PECL Inputs
The serial data and clock PECL inputs (SD+, SD-,
SCLK+, SCLK-) require 50termination to (VCC - 2V)
when interfacing with a PECL source (see the
Alternative PECL Input Termination section).
__________Applications Information
Alternative PECL Input Termination
Figure 4 shows alternative PECL input-termination
methods. Use Thevenin-equivalent termination when a
(VCC - 2V) termination voltage is not available. If AC
coupling is necessary, such as when interfacing with
an ECL-output device, use the ECL AC-coupling termi-
nation.
Layout Techniques
For best performance, use good high-frequency layout
techniques. Filter voltage supplies and keep ground
connections short. Use multiple vias where possible.
Also, use controlled impedance transmission lines to
interface with the MAX3681 data inputs and outputs.
THEVENIN-EQUIVALENT TERMINATION
+3.3V
130
ZO = 50
130
MAX3681
ZO = 50
PECL
INPUTS
82
82
+3.3V
ZO = 50
ECL AC-COUPLING TERMINATION
1.6k
1.6k
MAX3681
50
ZO = 50-2V
PECL
INPUTS
50
2.7k
2.7k
-2V
Figure 4. Alternative PECL Input Termination
6 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]