TQ8101-M 查看數據表（PDF） - TriQuint Semiconductor

零件编号

产品描述 (功能)

生产厂家

TQ8101-M

622/155 Mb/s SONET/SDH MDFP

TriQuint Semiconductor 

TQ8101C

Functional Description

Figure 2 shows a block diagram of the TQ8101C

multiplexer, demultiplexer, framer, and PLL clock

synthesizer (MDFP). The primary purpose of TQ8101C

is to integrate the conversion of serial and parallel

SONET/SDH data with bit alignment and clock

synthesis in a single device.

Multiplexing

Byte-wide input data on MXDT(7:0)1 is continuously

strobed into the multiplexer on the rising edge of the

multiplexer clock output, MXCK(2:0).2 Any of these

three MXCK pins may be used as a reference point for

relative timing. (See Table␣ 8 for setup, hold, and skew

times. See Table␣ 1 for clock selection options.)

Either an on-chip synthesized clock (see “PLL Clock

Synthesis”) or an external high-speed multiplexer

clock, MXHC, serializes the input data bytes. In the

normal mode of operation, the serial data is then

buffered as ECL-compatible output on TXDT. An ECL

output is provided for the transmit clock, TXCK.

Demultiplexing

As shown in Figure 4, The demultiplexer block converts

incoming serial data on DXDTIN3. Byte-wide output

data is presented on DXDT(7:0)4 slightly after the

falling edge of the output demultiplexer clock, DXCK.

(See Table␣ 8 for setup, hold, and skew times.)

The demultiplexer block also includes clock divider

circuitry, which is used by the demultiplexer to control

divide-by-8 output on DXCK. The MDFP provides a

divide-by-3 or divide-by-12 output, DXRCK.

(See Table 1 for mode selection options.)

Figure 4. Demultiplexer Functional Block

DXDTIN

DXHSCK

Shift

Register

Parallel

Register

DXDT(7:0)

XFD

OOF

Frame Detection

and Recovery

DXSYNC

1/8

DXCK

1/2

1/3

1/2

Mux

1/3

DXRCK

RT

Notes:

1. MXDT(0) is defined as the least significant bit.

2. MXCK(2:0) nominally runs at 77.76 MHz in STS-12/STM-4 mode,

and at 19.44 MHz in STS-3/STM-1 mode.

3. Internal signal. See Figure 5, "TQ8101C Loopback Modes."

4. DXDT (0) is defined as the least significant bit.

For additional information and latest specifications, see our website: www.triquint.com

3

Share Link: