88E1111 查看數據表（PDF） - Marvell Semiconductor
零件编号
产品描述 (功能)
生产厂家
88E1111 Datasheet PDF : 52 Pages
| |||
88E1111 Product Brief
Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver
The GMII interface supports both 1000BASE-T and 1000BASE-X modes of operation. The GMII interface pins are
also used for the TBI interface. See Table 3 for TBI pin definitions. The MAC interface pins are 3.3V tolerant.
Table 2: GMII/MII Interfaces
117-TFBGA 96-BCC
Pin #
Pin #
E2
8
128-PQFP Pin Name
Pin #
14
GTX_CLK
D1
4
10
TX_CLK
Pin
Ty p e
I
O, Z
Description
GMII Transmit Clock. GTX_CLK provides a
125 MHz clock reference for TX_EN,
TX_ER, and TXD[7:0]. This clock can be
stopped when the device is in 10/100BASE-
T modes, and also during Auto-Negotiation.
MII Transmit Clock. TX_CLK provides a 25
MHz clock reference for TX_EN, TX_ER,
and TXD[3:0] in 100BASE-TX mode, and a
2.5 MHz clock reference in 10BASE-T
mode.
TX_CLK provides a 25 MHz, 2.5 MHz, or 0
MHz clock during 1000 Mbps Good Link,
Auto-Negotiation, and Link Lost states
depending on the setting of register 20.6:4.
The 2.5 MHz clock is the default rate, which
may be programmed to another frequency
by writing to register 20.6:4.
E1
9
16
TX_EN
I
GMII and MII Transmit Enable. In GMII/MII
mode when TX_EN is asserted, data on
TXD[7:0] along with TX_ER is encoded and
transmitted onto the cable.
TX_EN is synchronous to GTX_CLK, and
synchronous to TX_CLK in 100BASE-TX
and 10BASE-T modes.
F2
7
13
TX_ER
I
GMII and MII Transmit Error. In GMII/MII
mode when TX_ER and TX_EN are both
asserted, the transmit error symbol is trans-
mitted onto the cable. When TX_ER is
asserted with TX_EN de-asserted, carrier
extension symbol is transmitted onto the
cable.
TX_ER is synchronous to GTX_CLK, and
synchronous to TX_CLK in 100BASE-TX
and 10BASE-T modes.
Doc. No. MV-S105540-00, Rev. --
Page 12
Document Classification: Proprietary Information
Copyright © 2009 Marvell
March 4, 2009, Advance
Share Link: 