ADM1067ASU-REEL 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
ADM1067ASU-REEL Datasheet PDF : 32 Pages
| |||
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
ADM1067
40 39 38 37 36 35 34 33 32 31
VX1 1
VX2 2
VX3 3
VX4 4
VX5 5
VP1 6
VP2 7
VP3 8
VP4 9
VH 10
PIN 1
INDICATOR
ADM1067
TOP VIEW
(Not to Scale)
30 PDO1
29 PDO2
28 PDO3
27 PDO4
26 PDO5
25 PDO6
24 PDO7
23 PDO8
22 PDO9
21 PDO10
11 12 13 14 15 16 17 18 19 20
NC = NO CONNECT
Figure 3. LFCSP Pin Configuration
48 47 46 45 44 43 42 41 40 39 38 37
NC 1
VX1 2
VX2 3
VX3 4
VX4 5
VX5 6
VP1 7
VP2 8
VP3 9
VP4 10
VH 11
NC 12
PIN 1
INDICATOR
ADM1067
TOP VIEW
(Not to Scale)
36 NC
35 PDO1
34 PDO2
33 PDO3
32 PDO4
31 PDO5
30 PDO6
29 PDO7
28 PDO8
27 PDO9
26 PDO10
25 NC
13 14 15 16 17 18 19 20 21 22 23 24
NC = NO CONNECT
Figure 4. TQFP Pin Configuration
Table 2. Pin Function Descriptions
Pin Number
LFCSP1 TQFP
Mnemonic
13
1, 12, 13, 16, NC
24, 25, 36,
37, 48
1 to 5 2 to 6
VX1 to VX5
(VXn)
6 to 9 7 to 10
VP1 to VP4
(VPn)
10
11
VH
11
14
12
15
14
17
15 to 20 18 to 23
21 to 30 26 to 35
31
38
32
39
33
40
34
41
35
42
36
43
37
44
AGND2
REFGND2
REFOUT
DAC1 to
DAC6
PDO10 to
PDO1
PDOGND2
VCCP
A0
A1
SCL
SDA
MUP
Description
No Connection.
High Impedance Inputs to Supply Fault Detectors. Fault thresholds can be set from 0.573 V to
1.375 V. Alternatively, these pins can be used as general-purpose digital inputs.
Low Voltage Inputs to Supply Fault Detectors. Three input ranges can be set by altering the input
attenuation on a potential divider connected to these pins, the output of which connects to a
supply fault detector. These pins allow thresholds from 2.5 V to 6.0 V, 1.25 V to 3.00 V, and 0.573 V
to 1.375 V.
High Voltage Input to Supply Fault Detectors. Three input ranges can be set by altering the input
attenuation on a potential divider connected to this pin, the output of which connects to a supply
fault detector. This pin allows thresholds from 6.0 V to 14.4 V and 2.5 V to 6.0 V.
Ground Return for Input Attenuators.
Ground Return for On-Chip Reference Circuits.
2.048 V Reference Output. Note that the capacitor must be connected between this pin and
REFGND. A 10 μF capacitor is recommended for this purpose.
Voltage Output DACs. These pins default to high impedance at power-up.
Programmable Output Drivers.
Ground Return for Output Drivers.
Central Charge-Pump Voltage of 5.25 V. A reservoir capacitor must be connected between this pin
and GND. A 10 μF capacitor is recommended for this purpose.
Logic Input. This pin sets the seventh bit of the SMBus interface address.
Logic Input. This pin sets the sixth bit of the SMBus interface address.
SMBus Clock Pin. Open-drain output requires external resistive pull-up.
SMBus Data I/O Pin. Open-drain output requires external resistive pull-up.
Digital Input. Forces DACs to their lowest value, causing the voltage at the feedback node to drop.
This is compensated for by an increase in the supply output voltage, thus margining up.
Rev. B | Page 7 of 32
Share Link: 