ADM6926 查看數據表（PDF） - Unspecified

零件编号

产品描述 (功能)

生产厂家

ADM6926

26 port 10/100 Mbps Ethernet Switch Controller

Unspecified 

ADM6926

Interface Description

Name

Type Pin #

Description

16mA

signal is 125MHz output for SS-SMII interface.

SRXD2[0:7] I,

42,44,46, Port 16 to Port 23 SS-SMII Receive Data bit. The receive

TTL 54,58,61, data should be synchronous to the rising edge of CLK_RX2.

63,65

SYNC_RX2 I,

53

Port 16 to Port 23 SS-SMII Synchronous signal. This

TTL

signal is synchronous to the rising edge of CLK_RX2. Active

high indicates the byte boundary.

CLK_RX2 I,

57

Reference Receive Clock for Port 16 to Port 23. This signal

TTL

is 125MHz input for SS-SMII interface.

STXD2[0:7] O, TTL 41,43,45, Port 16 to Port 23 SS-SMII Transmit Data bit. The

8mA 48,56,60, transmit data is synchronous to the rising edge of CLK_TX2.

62,64

SYNC_TX2 O, TTL 47

Port 16 to Port 23 SS-SMII Synchronous signal. This

8mA

signal is synchronous to the rising edge of CLK_TX2. Active

high indicates the byte boundary.

CLK_TX2 O, TTL 55

Reference Transmit Clock for Port 16 to Port 23. This

16mA

signal is 125MHz output for SS-SMII interface.

2.2.2 MII/RMII Interface, 28pins

Name

M0CRS

M0COL

M0TXD

[0:3]

Type

I,

TTL

PD

I,

TTL

PD

I/O,

TTL

8mA

PD

M0TXEN I/O,

TTL

8mA

PD

M0TXCLK I,

TTL

PD

M0RXCLK I,

TTL

PD

Pin #

68

Description

MII Port0 Carrier Sense

This pin is internal pull_down.

69

MII Port0 Collision input

This pin is internal pull_down.

73,72,71,

70

74

MII Port 0 Transmit Data Bit[0:3].

Synchronous to the rising edge of M0TXCLK.

RMII Port 0 Transmit Data Bit[0:1].

Synchronous to the rising edge of M0RXCLK.

RMIIMODE[1] : Value on M0TXD[3] will be latched at the

rising edge of RESETL to configure port 25 as RMII mode.

RMIIMODE[0] : Value on M0TXD[2] will be latched at the

rising edge of RESETL to configure port 24 as RMII mode.

MII/RMII Port 0 Transmit Enable.

AGDIS. Value on this pin will be latched at the rising edge

of RESETL to set aging disable.

75

MII Port 0 Transmit clock Input.

This pin is 25MHz input for MII interface.

76

MII/RMII Port 0 Receive Clock Input.

This pin is 25MHz input for MII interface and 50MHz

REFCLK input for RMII interface.

ADMtek Inc.

2-3

Share Link: