DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

Q67060-S6072-A101 查看數據表(PDF) - Infineon Technologies

零件编号
产品描述 (功能)
生产厂家
Q67060-S6072-A101
Infineon
Infineon Technologies Infineon
Q67060-S6072-A101 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data sheet BTS 6133 D
Pin
1
2
Tab/(3)
4
5
Symbol
OUT
IN
Vbb
IS
OUT
Function
O Output; output to the load; pin 1 and 5 must be externally
shorted* .
I Input; activates the power switch if shorted to ground.
+ Supply Voltage; positive power supply voltage; tab and pin3
are internally shorted.
S Sense Output; Diagnostic feedback; provides at normal
operation a sense current proportional to the load current; in
case of overload, overtemperature and/or short circuit a
defined current is provided (see Truth Table on page 8)
O Output; output to the load; pin 1 and 5 must be externally
shorted* .
*) Not shorting all outputs will considerably increase the on-state resistance, reduce the peak current capability
and decrease the current sense accuracy
Maximum Ratings at Tj = 25 °C unless otherwise specified
Parameter
Supply voltage (overvoltage protection see page 4)
Supply voltage for full short circuit protection 1)
Load dump protection VLoadDump = UA + Vs, UA = 13.5 V
RI= 2 , RL= 1.5 , td= 400 ms, IN= low or high
Load current (Short-circuit current, see page 5)
Operating temperature range
Storage temperature range
Power dissipation (DC)
Inductive load switch-off energy dissipation 3)
single pulse IL = 20 A, Vbb= 12V
Tj=150 °C:
Electrostatic discharge capability (ESD)
(Human Body Model)
acc. ESD assn. std. S5.1-1993; R=1.5k; C=100pF
Current through input pin (DC)
Current through current sense pin (DC)
see internal circuit diagrams page 9
Input voltage slew rate
Vbb 16V :
Vbb > 16V 4):
Symbol
Vbb
Vbb
VLoad dump2)
IL
Tj
Tstg
Ptot
EAS
VESD
IIN
IIS
dVbIN / dt
Values Unit
38 V
30 V
45 V
self-limited A
-40 ...+150 °C
-55 ...+150
59 W
0.3
J
3.0 kV
+15, -120 mA
+15, -120
self-limited V/µs
20
1) Short circuit is defined as a combination of remaining resistances and inductances. See schematic on
page11.
2) VLoad dump is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839
3) See also diagram on page 11.
4) See also on page 8. Slew rate limitation can be achieved by means of using a series resistor RIN in the input
path. This resistor is also required for reverse operation. See also page 10.
Infineon Technologies AG
Page 2 of 15
2002-08-07

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]