DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CAT25C33 查看數據表(PDF) - Catalyst Semiconductor => Onsemi

零件编号
产品描述 (功能)
生产厂家
CAT25C33
Catalyst
Catalyst Semiconductor => Onsemi Catalyst
CAT25C33 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
CAT25C33/65
FUNCTIONAL DESCRIPTION
PIN DESCRIPTION
The CAT25C33/65 supports the SPI bus data SI: Serial Input
transmission protocol. The synchronous Serial Peripheral SI is the serial data input pin. This pin is used to input all
Interface (SPI) helps the CAT25C33/65 to interface opcodes, byte addresses, and data to be written to the
directly with many of todays popular microcontrollers. 25C33/65. Input data is latched on the rising edge of the
The CAT25C33/65 contains an 8-bit instruction register. serial clock.
(The instruction set and the operation codes are detailed
in the instruction set table)
SO: Serial Output
SO is the serial data output pin. This pin is used to
After the device is selected with CS going low, the first
byte will be received. The part is accessed via the SI pin,
with data being clocked in on the rising edge of SCK.
The first byte contains one of the six op-codes that define
ts the operation to be performed.
transfer data out of the 25C33/65. During a read cycle,
data is shifted out on the falling edge of the serial clock.
Figure 1. Sychronous Data Timing
r VIH
tCS
a CS
P SCK
ed SI
VIL
tCSS
VIH
VIL
VIH
VIL
tWH
tSU
tH
VALID IN
u VOH
SO
tin VOL
HI-Z
Note: Dashed Line= mode (1, 1) — — — —
tCSH
tWL
tRI
tFI
tV
tHO
tDIS
HI-Z
INSTRUCTION SET
n Instruction
WREN
o WRDI
c RDSR
WRSR
is READ
DWRITE
Opcode
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Operation
Enable Write Operations
Disable Write Operations
Read Status Register
Write Status Register
Read Data from Memory
Write Data to Memory
Power-Up Timing(2)(3)
Symbol
Parameter
Max.
Units
tPUR
tPUW
Power-up to Read Operation
Power-up to Write Operation
1
ms
1
ms
Note:
(1) X=0 for 25010, 25020. X=A8 for 25040
(2) This parameter is tested initially and after a design or process change that affects the parameter.
(3) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
Doc. No. 1000, Rev. H
4
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]