MB95FV100D-103PBT 查看數據表（PDF） - Fujitsu

零件编号

产品描述 (功能)

生产厂家

MB95FV100D-103PBT

8-bit Microcontroller

Fujitsu 

MB95160M Series

The RP indicates the address of the register bank currently being used. The relationship between the content

of RP and the real address conforms to the conversion rule illustrated below:

• Rule for Conversion of Actual Addresses in the General-purpose Register Area

RP upper

OP code lower

"0" "0" "0" "0" "0" "0" "0" "1" R4 R3 R2 R1 R0 b2 b1 b0

Generated address A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct

addresses to 0080H to 00FFH.

Direct bank pointer (DP2 to DP0)

Specified address area

Mapping area

XXXB (no effect to mapping)

0000H to 007FH

0000H to 007FH (without mapping)

000B (initial value)

0080H to 00FFH (without mapping)

001B

0100H to 017FH

010B

0180H to 01FFH

011B

100B

0080H to 00FFH

0200H to 027FH

0280H to 02FFH

101B

0300H to 037FH

110B

0380H to 03FFH

111B

0400H to 047FH

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that

control CPU operations at interrupt.

H flag

I flag

IL1, IL0

: Set to “1” when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to “0” otherwise. This flag is for decimal adjustment instructions.

: Interrupt is enabled when this flag is set to “1”. Interrupt is disabled when this flag is set to “0”.

The flag is set to “0” when reset.

: Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level

is higher than the value indicated by these bits.

IL1

IL0

0

0

0

1

1

0

1

1

Interrupt level

0

1

2

3

Priority

High

Low (no interruption)

N flag

Z flag

V flag

C flag

: Set to “1” if the MSB is set to “1” as the result of an arithmetic operation. Cleared to “0” when the

bit is set to “0”.

: Set to “1” when an arithmetic operation results in “0”. Cleared to “0” otherwise.

: Set to “1” if the complement on 2 overflows as a result of an arithmetic operation. Cleared to “0”

otherwise.

: Set to “1” when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared

to “0” otherwise. Set to the shift-out value in the case of a shift instruction.

20

Share Link: