DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PSD813F1-A 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
PSD813F1-A Datasheet PDF : 120 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
PSD813F1-A
Table 5.
PSD813F1
Pin
Descriptions
(cont.)
Preliminary
Pin Name Pin* Type
Description
PC2
18 I/O PC2 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O write to or read from a standard output or
input port.
2. CPLD MicroCell (McellBC2) output.
3. Input to the PLDs.
4. Vstby SRAM standby voltage input for SRAM battery
backup.
This pin can be configured as a CMOS or Open Drain output.
PC3
17 I/O PC3 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O write to or read from a standard output or
input port.
2. CPLD MicroCell (McellBC3) output.
3. Input to the PLDs.
4. TSTAT output** for the JTAG interface.
5. Rdy/Bsy output for in-system parallel programming.
This pin can be configured as a CMOS or Open Drain output.
PC4
14 I/O PC4 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O write to or read from a standard output or
input port.
2. CPLD MicroCell (McellBC4) output.
3. Input to the PLDs.
4. TERR output** for the JTAG interface.
5. Vbaton battery backup indicator output. Goes high
when power is being drawn from an external battery.
This pin can be configured as a CMOS or Open Drain output.
PC5
13 I/O PC5 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O write to or read from a standard output or
input port.
2. CPLD MicroCell (McellBC5) output.
3. Input to the PLDs.
4. TDI input** for the JTAG interface.
This pin can be configured as a CMOS or Open Drain output.
PC6
12 I/O PC6 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O write to or read from a standard output or
input port.
2. CPLD MicroCell (McellBC6) output.
3. Input to the PLDs.
4. TDO output** for the JTAG interface.
This pin can be configured as a CMOS or Open Drain output.
12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]