DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STP08CDC596 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
STP08CDC596 Datasheet PDF : 29 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
STP08CDC596
7
Timing diagram
Figure 7. Timing diagram
Timing diagram
OObbssoolleettee PPrroodduucctt((ss)) -- OObbssoolleettee PPrroodduucctt((ss)) Note:
In normal mode the OE/DM2 must remain low at least two clock cycles. In case of OE signal
enabled (OE = LOW) during no clock activity (clock stopped), after the CLK restarts, 3 full
CLK cycles are necessary before disabling the OE signal (OE = High).
11/29

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]