MT8841 查看數據表（PDF） - Mitel Networks
零件编号
产品描述 (功能)
生产厂家
MT8841 Datasheet PDF : 10 Pages
| |||
MT8841
AC Electrical Characteristics† - Timing
Characteristics
Sym Min Typ‡ Max Units
Notes*
1 PWDN Power-up time
tPU
2 OSC1 Power-down time
tPD
3
Input FSK to CD low delay
tIAL
4 CD Input FSK to CD high delay
tIAH
8
5
Hysteresis
8
35
50
ms
100 1000 µs 11
25
ms
ms
ms
6 DATA Rate
1188 1200 1212 bps 6,12
7
Input FSK to DATA delay
8
Rise time
9 DATA Fall time
10 DCLK DATA to DCLK delay
11
DCLK to DATA delay
12
Frequency
tIDD
1
5
tR
200
tF
200
tDCD
6
416
tCDD
6
416
1200 1202.8 1205
ms
ns 8
ns 8
µs 6, 7, 10
µs 6, 7, 10
Hz 7
13 DCLK High time
14
Low time
15 DCLK DCLK to DR delay
DR
tCH 415
416
417
µs 7
tCL 415
416
417
µs 7
tCRD 415
416
417
µs 7
16
Rise time
tRR
10
µs 9
17 DR Fall time
tFF
200 ns 9
18
Low time
tRL 415
416
417
µs 7
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C and are for design aid only, not guaranteed and not subject to production testing.
*Notes:
1.
dBm=decibels above or below a reference power of 1mW into 600Ω.
2.
Using unity gain test circuit shown in Figure 6.
3.
Mark and Space frequencies have the same amplitude.
4.
Band limited random noise (200-3200Hz).
5.
Referenced to the minimum input detection level.
6.
FSK input data at 1200 ±12 baud.
7.
OSC1 at 3.579545 MHz ±0.2%.
8.
10k to VSS, 50pF to VSS.
9.
10k to VDD, 50pF to VSS.
10. Function of signal condition.
11. The device will stop functioning within this time, but more time may be required to reach IDDQ.
12. For a repeating mark space sequence, the data stream will typically have equal 1 and 0 bit durations.
tDCD
tCDD
tR
tF
DATA
tFF
tRR
DCLK
tCL
tR
tCH
tF
Figure 7 - DATA and DCLK Output Timing
DR
tRL
Figure 8 - DR Output Timing
5-18
Share Link: 