Datasheet
VSC835
VITESSE
SEMICONDUCTOR CORPORATION
2.5 Gbits/sec
34x34 Crosspoint Switch with Signal Detection
Figure 2: Figure 2: Interrupt Timing (Change in Monitor State Registers)
MONCLK
Monitor State
Monitor State Reg
INTB
Figure 3: Figure 3: Interrupt Timing (No change in Monitor State Registers)
MONCLK
Monitor State
Monitor State Reg
INTB
ADR[5:0]
D[5:0]
CSB
WRB
RDB
CONFIG
Figure 4: Figure 4: Program Timing
TsCSB
TsWRB ThWRB
TsCONFIG
G52270-0, Rev. 4.1
7/24/00
© VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 5