ADV7123JST330(RevB) 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
ADV7123JST330 Datasheet PDF : 20 Pages
| |||
ADV7123
3.3 V TIMING SPECIFICATIONS1 (VAA = 3.0 V–3.6 V2, VREF = 1.235 V, RSET = 560 ⍀, CL = 10 pF. All specifications TMIN to
TMAX3, unless otherwise noted, TJ MAX = 110؇C.)
Parameter
Min
Typ
Max
Unit
Condition
ANALOG OUTPUTS
Analog Output Delay, t6
Analog Output Rise/Fall Time, t74
Analog Output Transition Time, t85
Analog Output Skew, t96
7.5
ns
1.0
ns
15
ns
1
2
ns
CLOCK CONTROL
fCLK7
fCLK7
fCLK7
fCLK7
Data and Control Setup, t1
Data and Control Hold, t2
Clock Pulsewidth High, t46
Clock Pulsewidth Low, t56
Clock Pulsewidth High, t4
Clock Pulsewidth Low t5
Clock Pulsewidth High t4
Clock Pulsewidth Low t5
Clock Pulsewidth High t4
Clock Pulsewidth Low t5
Pipeline Delay, tPD6
PSAVE Up Time, t106
50
140
240
330
0.2
1.5
1.4
1.4
1.875
1.875
2.85
2.85
8.0
8.0
1.0
1.0
1.0
4
10
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
ns
50 MHz Grade
140 MHz Grade
240 MHz Grade
330 MHz Grade
fCLK_MAX = 330 MHz
fCLK_MAX = 330 MHz
fCLK_MAX = 240 MHz
fCLK_MAX = 240 MHz
fCLK_MAX = 140 MHz
fCLK_MAX = 140 MHz
fCLK_MAX = 50 MHz
fCLK_MAX = 50 MHz
NOTES
1Timing specifications are measured with input levels of 3.0 V (VIH) and 0 V (VIL) 0 for both 5 V and 3.3 V supplies.
2These maximum and minimum specifications are guaranteed over this range.
3Temperature range: TMIN to TMAX: –40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz.
4Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition.
5Measured from 50% point of full-scale transition to 2% of final value.
6Guaranteed by characterization.
7fCLK max specification production tested at 125 MHz; 5 V limits specified here are guaranteed by characterization.
Specifications subject to change without notice.
t3
t4
t5
CLOCK
DIGITAL INPUTS
(R9–R0, G9–G0, B9–B0,
SYNC, BLANK)
ANALOG OUTPUTS
(IOR, IOR, IOG, IOG, IOB, IOB)
t2
DATA
t1
t8
t6
t7
NOTES
1. OUTPUT DELAY (t 6) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK
TO THE 50% POINT OF FULL-SCALE TRANSITION.
2. OUTPUT RISE/FALL TIME (t7) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.
3. TRANSITION TIME (t8) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION
TO WITHIN 2% OF THE FINAL OUTPUT VALUE.
Figure 1. Timing Diagram
REV. B
–7–
Share Link: 