LPC1817JBD144 查看數據表（PDF） - NXP Semiconductors.

零件编号

产品描述 (功能)

生产厂家

LPC1817JBD144

32-bit ARM Cortex-M3 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB, LCD, EMC

NXP Semiconductors. 

NXP Semiconductors

Table 3. Pin description …continued

Pin name

LPC185x/3x/2x/1x

32-bit ARM Cortex-M3 microcontroller

Description

P1_1

P1_2

P1_3

P1_4

R2 K2 42 58 [2] N; I/O GPIO0[8] — General purpose digital input/output pin. External

PU

boot pin (see Table 5).

O CTOUT_7 — SCTimer/PWM output 7. Match output 3 of timer

1.

I/O EMC_A6 — External memory address line 6.

- R — Function reserved.

- R — Function reserved.

I/O SSP0_MISO — Master In Slave Out for SSP0.

- R — Function reserved.

I/O EMC_D13 — External memory data line 13.

R3 K1 43 60 [2] N; I/O GPIO0[9] — General purpose digital input/output pin. External

PU

boot pin (see Table 5).

O CTOUT_6 — SCTimer/PWM output 6. Match output 2 of timer

1.

I/O EMC_A7 — External memory address line 7.

- R — Function reserved.

- R — Function reserved.

I/O SSP0_MOSI — Master Out Slave in for SSP0.

- R — Function reserved.

I/O EMC_D14 — External memory data line 14.

P5 J1

44 61 [2] N; I/O GPIO0[10] — General purpose digital input/output pin.

PU O CTOUT_8 — SCTimer/PWM output 8. Match output 0 of timer

2.

- R — Function reserved.

O EMC_OE — LOW active Output Enable signal.

O USB0_IND1 — USB0 port indicator LED control output 1.

I/O SSP1_MISO — Master In Slave Out for SSP1.

- R — Function reserved.

O SD_RST — SD/MMC reset signal for MMC4.4 card.

T3 J2 47 64 [2] N; I/O GPIO0[11] — General purpose digital input/output pin.

PU O CTOUT_9 — SCTimer/PWM output 9. Match output 3 of timer

3.

- R — Function reserved.

O EMC_BLS0 — LOW active Byte Lane select signal 0.

O USB0_IND0 — USB0 port indicator LED control output 0.

I/O SSP1_MOSI — Master Out Slave in for SSP1.

I/O EMC_D15 — External memory data line 15.

O SD_VOLT1 — SD/MMC bus voltage select output 1.

LPC185X_3X_2X_1X

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5.2 — 8 March 2016

© NXP B.V. 2016. All rights reserved.

9 of 155

Share Link: