DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EELXT905PC.C2 查看數據表(PDF) - Intel

零件编号
产品描述 (功能)
生产厂家
EELXT905PC.C2 Datasheet PDF : 38 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Universal 10BASE-T Transceiver with 3.3V Support LXT905
2.2
Controller Compatibility Modes
The LXT905 is compatible with most industry standard controllers, including devices produced by
Advanced Micro Devices (AMD), Intel, Fujitsu, National Semiconductor, Seeq, Motorola, and
Texas Instruments. Four different control signal timing and polarity schemes (Modes 1 through 4)
are required to achieve this compatibility. Mode select pins MD0 and MD1 determine controller
compatibility modes as listed in Table 2. Refer to the Test Specifications section for timing
diagrams and parameters.
2.3
Transmit Function
The LXT905 receives NRZ data from the controller at the TXD input, as shown in the block
diagram, and passes it through a Manchester encoder. The encoded data is then transferred to the
twisted-pair network (TPO circuit). The advanced integrated pulse shaping and filtering network
produces the output signal on TPON and TPOP, as shown in Figure 3 on page 10. The TPO output
is pre-distorted and pre-filtered to meet the 10BASE-T jitter template. An internal, continuous
resistor-capacitor filter is used to remove any high-frequency clocking noise from the pulse
shaping circuitry. Integrated filters simplify the design work required for FCC compliant EMI
performance. During idle periods, the LXT905 transmits link integrity test pulses on the TPO
circuit (if LI is enabled and LBK is disabled).
Table 2. Controller Compatibility Mode Options
Controller Mode
MD1
MD0
Mode 1 - For Motorola MC68EN360 or compatible controllers (AMD AM7990)
Mode 2 - For Intel 82596 or compatible controllers1
Mode 3 - For Fujitsu MB86950, MB86960 or compatible controllers (Seeq 8005)2
Low
Low
High
Low
High
Low
Mode 4 - For TI TMS380C26 or compatible controllers
High
High
1. Refer to Intel Application Note 51 (MAC Interface Design Guide for Intel Controllers) when designing with
Intel controllers.
2. SEEQ controllers require inverters on CLKI, LBK, RCLK and COL.
Datasheet
11
Document #: 249271
Revision #: 002
Rev. Date: June 19, 2001

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]