LC72711W 查看數據表（PDF） - SANYO -> Panasonic

零件编号

产品描述 (功能)

生产厂家

LC72711W

Mobile FM Multiplex Broadcast (DARC) Receiver IC

SANYO -> Panasonic 

LC72711W, 72711LW

• DO_MOVE (Valid only when SP is high.)

0: The high state (high impedance) is held at all times other than when data is being output. (default)

1: Operate identically to the LC72700 when changes are linked to the INT signal, i.e. when both INT_MOVE and

VEC_OUT are set to 1.

• CRC4_RST

0: (default)

1: Reset the layer 4 CRC detection circuit.

This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.

Control Register 2

Address Register R/W

05H

CTL2

W

Initial value

00H

BIT7

SUBBLK

BIT6

BLK_RST

BIT5

DACK

BIT4

DREQ

BIT3

RDY

BIT2

BIT1

VEC_OUT DMA_RD

BIT0

DMA

• DMA (Valid only when SP is low.)

0: Do not use DMA transfer for readout of post-error correction data. (default)

1: Use DMA transfer for readout of post-error correction data.

• DMA_RD (Valid only when SP is low.)

0: Use the RD signal as the DMA transfer read control signal. (default)

1: Use the DACK signal as the DMA transfer read control signal.

• VEC_OUT

0: Do not perform post-horizontal correction output when vertical correction processing is not performed. (default)

1: Output all data, even when vertical correction processing is not performed. (Operation identical to that of the

LC72700E)

When this flag is set and a frame of data with absolutely no errors is received, data that is completely identical to

the corresponding post-horizontal correction data is output with the timing of the output of post-vertical correction

data, even if vertical correction is not performed.

This flag must be set to create interface specifications identical to those of the LC72700.

• RDY (Valid only when SP is low.)

0: The RDY output is issued with timing 1. (default)

1: The RDY output is issued with timing 2.

• DREQ (Valid only when SP is low.)

0: Negative logic is used for the polarity of the DREQ signal. (default)

1: Positive logic is used for the polarity of the DREQ signal.

• DACK (Valid only when SP is low.)

0: Negative logic is used for the polarity of the DACK signal. (default)

1: Positive logic is used for the polarity of the DACK signal.

• BLK_RST

0: (default)

1: Resets the block synchronization circuit only.

Sets the block synchronization status to unsynchronized and clears the block synchronization protection counter.

However, note that this has no effect on the frame synchronization functions. Also note that during a

synchronization block reset, the INT signal is not output and the DO pin outputs a high level (high-impedance).

This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.

• SUBBLK

0: Normal status. (default)

1: Set to 1 when a substation is temporarily received.

RD

DATn

RDY

Timing1

RDY

Timing2

VALID

OUTPUT

RDY Signal Output Timing

No.6167-10/26

Share Link: