DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NT256D64S88AAG-6 查看數據表(PDF) - Unspecified

零件编号
产品描述 (功能)
生产厂家
NT256D64S88AAG-6
ETC
Unspecified ETC
NT256D64S88AAG-6 Datasheet PDF : 14 Pages
First Prev 11 12 13 14
NT256D64S88AAG
256MB : 32M x 64
PC2700 Unbuffered DIMM
AC Timing Specifications for DDR SDRAM Devices Used on Module
(TA = 0 °C ~ 70 °C; VDDQ = 2.5V ± 0.2V; VDD = 2.5V ± 0.2V, See AC Characteristics) (Part 1 of 2)
Symbol
tAC
tDQSCK
tCH
tCL
tCK
tCK
Parameter
DQ output access time from CK/ CK
DQS output access time from CK/ CK
CK high-level width
CK low-level width
Clock cycle time
CL=2.5
CL=2
-6
Min.
-0.75
-0.75
0.45
0.45
7
7.5
Max.
+0.75
+0.75
0.55
0.55
12
12
Unit
Notes
ns
1,2,3,4
ns
1,2,3,4
tCK
1,2,3,4
tCK
1,2,3,4
ns
1,2,3,4
ns
1,2,3,4
tDH
DQ and DM input hold time
1,2,3,4,1
0.5
ns
5,16
tDS
tDIPW
tHZ
DQ and DM input setup time
DQ and DM input pulse width (each input)
Data-out high-impedance time from CK/ CK
0.5
1.75
-0.75
+0.75
1,2,3,4,1
ns
5,16
ns
1,2,3,4
1, 2, 3,
ns
4, 5
tLZ
tDQSQ
tDQSQA
tHP
tQH
tDQSS
tDQSL,H
tDSS
tDSH
tMRD
tWPRES
Data-out low-impedance time from CK/ CK
DQS-DQ skew (DQS & associated DQ signals)
DQS-DQ skew (DQS & all DQ signals)
Minimum half clk period for any given cycle;
defined by clk high (tCH ) or clk low (tCL ) time
Data output hold time from DQS
Write command to 1st DQS latching transition
DQS input low (high) pulse width (write cycle)
DQS falling edge to CK setup time (write cycle)
DQS falling edge hold time from CK (write
cycle)
Mode register set command cycle time
Write preamble setup time
-0.75
tCH
or
tCL
tHP -
0.75ns
0.75
0.35
0.2
0.2
14
0
tWPST
tWPRE
tIH
Write postamble
Write preamble
Address and control input hold time (fast slew
rate)
0.40
0.25
0.9
Address and control input setup time (fast slew
tIS
0.9
rate)
Address and control input hold time (slow slew
tIH
1.0
rate)
+0.75
0.5
0.5
1, 2, 3,
ns
4, 5
ns
1,2,3,4
ns
1,2,3,4
tCK
1,2,3,4
1.25
0.60
tCK
1,2,3,4
tCK
1,2,3,4
tCK
1,2,3,4
tCK
1,2,3,4
tCK
1,2,3,4
ns
1,2,3,4
1, 2, 3,
ns
4, 7
1, 2, 3,
tCK
4, 6
tCK
1,2,3,4
2, 3, 4,
ns
9, 11,
12
2, 3, 4,
ns
9, 11,
12
2, 3, 4,
ns
10, 11,
12, 14
REV 1.0 06 / 2002
11
© NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]