OR3C55 查看數據表（PDF） - Agere -> LSI Corporation

零件编号

产品描述 (功能)

生产厂家

OR3C55

ORCA® Series 3C and 3T Field-Programmable Gate Arrays

Agere -> LSI Corporation 

ORCA Series 3C and 3T FPGAs

Data Sheet

June 1999

Programmable Logic Cells (continued)

Table 4. Control Input Functionality

Mode

CLK

LSR

CE

ASWE

SEL

Logic

Half Logic/

Half Ripple

Ripple

Memory

(RAM)

Memory

(ROM)

CLK to all latches/

FFs

CLK to all latches/

FFs

CLK to all latches/

FFs

CLK to RAM

Optional for sync.

outputs

LSR to all latches/

FFs, enabled per nib-

ble and for ninth FF

LSR to all latches/FF,

enabled per nibble

and for ninth FF

LSR to all latches/

FFs, enabled per nib-

ble and for ninth FF

Port enable 2

Not used

CE to all latches/FFs,

selectable per nibble

and for ninth FF

CE to all latches/FFs,

selectable per nibble

and for ninth FF

CE to all latches/FFs,

selectable per nibble

and for ninth FF

Port enable 1

Not used

CE to all latches/FFs,

selectable per nibble

and for ninth FF

Ripple logic control

input

Ripple logic control

input

Write enable

Not used

Select between LUT

input and direct input

for eight latches/FFs

Select between LUT

input and direct input

for eight latches/FFs

Select between LUT

input and direct input

for eight latches/FFs

Not used

Not used

Logic Mode

The PFU diagram of Figure 3 represents the logic

mode of operation. In logic mode, the eight LUTs are

used individually or in flexible groups to implement user

logic functions. The latches/FFs may be used in con-

junction with the LUTs or separately with the direct

PFU data inputs. There are three basic submodes of

LUT operation in PFU logic mode: F4 mode, F5 mode,

and softwired LUT (SWL) mode. Combinations of these

submodes are possible in each PFU.

F4 mode, shown simplified in Figure 4, illustrates the

uses of the basic 4-input LUTs in the PFU. The output

of an F4 LUT can be passed out of the PFU, captured

at the LUTs associated latch/FF, or multiplexed with the

adjacent F4 LUT output using one of the F5[A:D] inputs

to the PFU. Only adjacent LUT pairs (K0 and K1, K2

and K3, K4 and K5, K6 and K7) can be multiplexed, and

the output always goes to the even-numbered output of

the pair.

The F5 submode of the LUT operation, shown simpli-

fied in Figure 4, indicates the use of 5-input LUTs to

implement logic. 5-input LUTs are created from two

4-input LUTs and a multiplexer. The F5 LUT is the

same as the multiplexing of two F4 LUTs described

previously with the constraint that the inputs to the F4

LUTs be the same. The F5[A:D] input is then used as

the fifth LUT input. The equations for the two F4 LUTs

will differ by the assumed value for the F5[A:D] input,

one F4 LUT assuming that the F5[A:D] input is zero,

and the other assuming it is a one. The selection of the

appropriate F4 LUT output in the F5 MUX by the

F5[A:D] signal creates a 5-input LUT. Any combination

of F4 and F5 LUTs is allowed per PFU using the eight

16-bit LUTs. Examples are eight F4 LUTs, four F5

LUTs, and a combination of four F4 plus two F5 LUTs.

14

F5D

K7 F7

K7

K6 F6

K6

K5 F5

K5

K4 F4

K3 F3

K4

F5C

F5B

K3

K2 F2

K2

F6

K7/K6 F6

F4

K5/K4 F4

K3/K2 F2

K1/K0 F0

F2

F5 MODE

K1 F1

K1

F0

K0 F0

F4 MODE

K0

F5A

MULTIPLEXED F4 MODE

5-5970(F)

Figure 4. Simplified F4 and F5 Logic Modes

Lucent Technologies Inc.

Share Link: